### **TECHNICAL MANUAL**

GENERAL SUPPORT AND DEPOT MAINTENANCE MANUAL

TEST SET, NAVIGATIONAL COMPTUER-CONTROL INDICATOR AN/ASM-386 (FSN 6625-404-3280)

HEADQUARTERS, DEPARTMENT OF THE ARMY
FEBRUARY 1972

### WARNING

Be careful when working with the 115-volt power connections. SERIOUS INJURY or DEATH may result from contact with these terminals.

### CAUTION

This equipment contains highly sophisticated, complicated circuitry. Maintenance personnel should not attempt any maintenance without reading and fully understanding the applicable section relating to that maintenance.

TECHNICAL MANUAL
No.11-6625-2441-45

HEADQUARTERS, DEPARTMENT OF THE ARMY WASHINGTON, D.C., 18 February 1972

# GENERAL SUPPORT AND DEPOT MAINTENANCE MANUAL TEST SET, NAVIGATIONAL COMPUTER-CONTROL INDICATOR AN/ASM-386 (FSN 6625-404-3280)

### **NOTE**

This volume contains chapters 1 through 5 and appendixes A and B. Wire lists, appendix C, are contained in TM 11-6625-2441-45-2.

0114.5755			Paragraph	Page
CHAPTER	1.	INTRODUCTION	4.4	4.4
		Scope		1-1
		Indexes of publications		1-1
OLLABTER	_	Reporting of equipment publication improvements	1-3	1-1
CHAPTER		PRINCIPLES OF OPERATION		
Section	I.	Block diagram analysis	0.4	0.4
		General		2-1
		Test set, general description		2-2
		Tape reader control		2-4
		Error detection and control		2-4
		Error display		2-4
		Self test		2-4
		Computer memory test		2-5
		Computer arithmetic and control logic test		2-5
		Computer interface test		2-5
		Application of power	2-10	2-6
	II.	Detail circuit analysis		
		Memory fill and verify		2-6
		Load and read-compare		2-14
		Branch control function		2-17
		Computer and control-indicator interface test		2-19
		Front panel indicators and error control		2-27
		Clock generator		2-28
		Power supply 2A1PS1		2-30
		Power control and distribution	2-18	2-32
	III.	Tape format and control		
		Self-test tape operation		2-33
		Tape control and processing		2-35
		Program listing	2-21	2-47
CHAPTER	3.	GENERAL SUPPORT MAINTENANCE		
Section	I.	General		
		Scope	3-1	3-1
		Test equipment, tools, and materials required	3-2	3-1
	II.	Troubleshooting		
		Troubleshooting procedures	3-3	3-3
		Troubleshooting chart	3-4	3-3
		Adapter, Self Test MS-8586/ASM-386 3A4, continuity and		
		resistance measurements	3-5	3-6

### TM 11-6625-2441-45-1

		Demonded and apple content	Paragraph	Page
	III.	Removal and replacement	2.0	2.7
		Removal and replacement of indicators 2A1DSI through 2A1DS9		3-7
		Removal and replacement of switch 2A1S1		3-11
		Removal and replacement of switch 2A1S2	3-8	3-11
		Removal and replacement of elapsed-time meters 2A1M1 -and 1A1A5M1 Removal and replacement of front panel connectors 2A1J3		3-11
		through 2A1J12	3-10	3-11
		Removal and replacement of filter 2A1J2	3-11	3-12
		Removal and replacement of filter 2A1J1	3-12	3-12
		Removal and replacement of circuit breakers 2A1CB1 through 2A1CB4		3-12
		Removal and replacement of blower 2A1B1		3-13
		Removal and replacement of blowers 2A1B2 and 2A1B3	3-15	3-13
		Removal and replacement of capacitors 2A1C1 through 2A1C4		3-13
		Removal and replacement of component board 2A1A4		3-14
		Removal and replacement of switches 2A1S3 through 2A1S6		3-14
		Removal and replacement of test point connectors 2A1J13 through 2A1J63		3-15
		Removal and replacement of transformer 2A1T1		3-15
		Removal and replacement of reactor 2A1L1		3-15
		Removal and replacement of terminal board 2A1TB1		3-16
		Removal and replacement of bus bars 2A1W2 and 2A1W3		3-16
		Removal and replacement of card cage connectors		3-17
		Removal and replacement of connector plate		3-17
		Removal and replacement of card cage 2A1A3		3-18
		Removal and replacement of card cages 2A1A1, 2A1A2, and 1A1A1		
		through 1A1A4Removal and replacement of indicators 1A1A5DS1 through A1A5DS6	3-27	3-18
		and 1A1A5DS9	3-28	3-19
		Removal and replacement of switches 1A1A5S2, 1A15S3, 1A1A5S8, 1A1A6S5, and 1A1A6S6	3-29	3-21
		Removal and replacement of digital display indicators 1A1A5DS7 and		
		1A1A5DS8		3-21
		Removal and replacement of indicators 1A1A5DS10 and 1A1A5DS11		3-22
		Removal and replacement of switches 1A1A5S4, 1A1A5S6, and 1A1A5S7		3-22
		Removal and replacement of switches 1A1A5S1, 1A1A6S2, and 1A1A6S3		3-22
		Removal and replacement of s-witches 1A1A6S7 through 1A1A6S17		3-23
		Removal and replacement of switch 1A1A6S1		3-23
		Removal and replacement of thumbwheel switches 1A1A6S4 and 1A1A5S5		3-23
		Removal and replacement of panel lockout switch 1A1S1		3-24
		Removal and replacement of blower 1A1BL and 1A1B2		3-24
		Removal and replacement of capacitors 1 A1Cl and 1A1C2		3-24
		Removal and replacement of oscillator 1A1Y1		3-25
		Removal and replacement of connectors 1A1J1 through 1A1J11	3-41	3-25
		3A4-5J15, 3A4-2J16, and 3A4-3J1	3-42	3-25
		Removal and replacement of bumpers and cable clamps		3-27
		Removal and replacement of resistor SA1RI		3-27
		Removal and replacement of component board 3A4A1		3-27
		Removal and replacement of bus bar 3A4WI		3-27
		Connector repair and replacement		3-27
CHAPTER		DEPOT MAINTENANCE		
Section	١.	General	4.4	1 1
		Scope of depot maintenance	4-1	4-1
	II.	Tools, test equipment, and materials required  Troubleshooting		4-1
		General		4-2
		Power supply 2A1PS1 fault isolation	4-4	4-2
		Power supply 2A1PS1 test procedure		4-2
		Special purpose electrical cable assembly checks and troubleshooting		4-11
		Power supply 2A1PS1 troubleshooting chart		4-11

### TM 11-6625-2441-45-1

			Paragraph	Page
	III.	Removal, replacement, repair, and adjustments		
		General	4-8	4-14
		Instructions for removal and replacement of power supply 2A1PS1	4.0	
		modules, assemblies, and components	4-9	4-14
		Removal and replacement of semi-conductors 2A1PS1CR12 and	4.40	4 4 7
		2A1PS1Q1	4-10	4-17
		Removal and replacement of +5 V crowbar 2A1PS1VR7W2		4-18
		Removal and replacement of modules 2A1PS1A2 through 2A1PS1A5		4-18 4-18
		Removal and replacement of bus bar 2A1PS1W1		4-18
		Removal and replacement of bus bar 2ATFSTWT	4-14 4-15	4-10 4-19
		Removal and replacement of voltage regulators 2A1PS1VR2, 2A1PS1VR3,	4-13	4-13
		2A1PS1VR4, and 2A1PS1VR6	4-16	4-19
		Removal and replacement of filters 2A1PS1FL1 through 2A1PS1FL12		4-19
		Removal and replacement of inters 2ATI STI ET through 2ATI STI ET2		4-20
		Removal and replacement of relay 2A1PS1K1		4-20
		Removal and replacement of transformer rectifier assembly 2A1PS1A1		4-20
		Removal and replacement of diode assemblies 2A1PS1A1Z3 and 2A1PS1A1Z4		4-21
		Removal and replacement of diode assemblies 2A1PS1A1Z1 and 2A1PS1A1Z2		4-21
		Removal and replacement of transformer 2A1PS1T1		4-21
		Removal and replacement of capacitors 2A1PS1C1 through 2A1PS1C5		4-21
		Removal and replacement of inductor 2A1PS1L3		4-22
		Removal and replacement of inductors 2A1PS1L1 and 2AI PS1 L2		4-22
		Removal and replacement of relay 2A1PS1K2		4-22
		Removal and replacement of heat sink 2A1PS1MP4		4-22
		Removal and replacement of +5 V switching regulator 2A1PS1VR7		4-23
		Removal and replacement of diode 2A1PS1VR7CR1		4-23
		Removal and replacement of transistor 2A1PS1VR7Q2		4-23
		Removal and replacement of inductor 2A1PS1VR7		4-24
		Removal and replacement of regulator controller assembly 2A1PS1VR7A1		4-24
		Removal and replacement of resistors 2A1PSIVR7R3 and 2A1PS1VR7R4		4-24
		Removal and replacement of bus bars 2A1PSIVR7W1 and 2A1PSIVR7W2		
		and insulated standoffs	4-35	4-24
		Removal and replacement of capacitor 2A1PS1VR7C3 and clip	4-36	4-25
		Removal and replacement of capacitor bracket and capacitors 2A1PS1VR7C1		
		and 2A1PS1VR7C2	4-37	4-25
		Removal and replacement of transistor 2A1PSIVR7Q1		4-26
		Special purpose electrical cable assembly repair	4-39	4-26
		Power supply 2AIPS1 adjustments	4-40	4-26
	IV.	Depot overhaul standards		
		Applicability of depot overhaul standards		4-27
		Applicable references		4-27
		Test facilities required		4-27
		Test procedures	4-44	4-27
CHAPTER	5	FINAL ILLUSTRATIONS		5-1
				5 1
APPENDIX	Α.	REFERENCES		A-1
	В.	PROGRAM LISTING		B-1
Section	I.	Introduction		
		General		B-1
		Program listing column headings and entries		B-1
		How to use the self-test program listing	B-3	B-3
	II.	Self-test program		

### LIST OF ILLUSTRATIONS

Figure	Title	Page
2-1	Test Set, Navigational Computer-Control Indicator AN/ASM-386,	
	block diagram	2-1
2-2	Test Set, Navigational Computer-Control Indicator AN/ASM-386,	
	functional block diagram	2-3
2-3	Memory fill and verify, timing diagram	2-3
2-4 (1)	Worst case memory fill and verify, timing diagram (part 1 of 3)	
2-4 (2)	Worst case memory fill and verify, timing diagram (part 2 of 3)	
2-4 (3)	Worst case memory fill and verify, timing diagram (part 3 of 3)	
2-5	Single instruction memory fill and verify, timing diagram	
2-6	Read-compare program, flow chart	
2-7	Computer register loading, timing diagram	
2-8	Read-compare, timing diagram	
2-9	Read-compare reiteration, timing diagram	
2-10	Branch control function, flow chart	
2-11	Analog processing test, data flow block diagram	
2-12	Analog processing - synchro voltage signals, data flow block diagram	
2-13	Analog processing - low level signals, data flow block diagram	
2-14	Load discrete word, data flow block diagram	
2-15	TACAN and control-indicator data processing, data flow block diagram	
2-16	TACAN data to compare, timing diagram	
2-17	Control-indicator position fix test, data flow block diagram	
2-18	Control-indicator MODE switch test, data flow block diagram	
2-19	Control-indicator input test, data flow block diagram	
2-20	Control-indicator input-output test, data flow block diagram	
2-21	Platform interface test, data flow block diagram	
2-22	Front panel indicators and error control, data flow chart	
2-23	Test set clock system with computer clock running, timing diagram	
2-24	Two-MHz-clock square wave, timing diagram	
2-25	Clock generation during self-test and control-indicator checkout, timing diagram.	
2-26	Test panel, Signal Conditioning Unit TS-2913/ASM-386	
2-27	Tape direction, flow diagram	
2-28	Tape search, timing diagram	
2-29	Typical tape format check, timing diagram	
2-30	Byte shift register, timing diagram	
2-31	Load test address register, data flow block diagram	
2-32	Load instruction register, data flow diagram	
3-1	Adapter, Self Test MX-8586/ASM-386, resistor location diagram	
3-2 (1)	Signal Conditioning Unit TS-2913/ASM-386, exploded view (part 1 of 3)	
3-2 (2)	Signal Conditioning Unit TS-2913/ASM-386, exploded view (part 2 of 3)	
3-2 (3)	Signal Conditioning Unit TS-2913/ASM-386, exploded view (part 3 of 3)	
3-3	Logic Control Unit TS-2912/ASM-286, exploded view	
3-4	Adapter, Self-Test MX-8586/ASM-386, exploded view	3-26
3-5	Special purpose electrical cable assembly, typical shielded cable configuration	0.00
	and connector removal diagram	
3-6	Connector 2W6P2, configuration diagram	
3-7	Termi-Point service tool loading	
3-8	Extractor-locator tool	
3-9	Preparing Termi-Point service tool for use	
3-10	Applying clip to connector pin	
<b>1-1</b>	Power Supply 2A1PS1, Test Setup	4-3

### TM 11-6625-2441-45-1

### LIST OF ILLUSTRATIONS (Continued)

Figure	Title	Page
4-2 (1)	Power supply 2A1PS1, exploded view (part 1 of 3)	4-15
4-2 (2)	Power supply 2A1PS1, exploded view (part 2 of 3)	4-16
4-2 (3)	Power supply 2A1PS1, exploded view (part 3 of 3)	4-17
5-1	MIL STD resistor and capacitor color code mar Kings	
5-2	NOT USED	
5-3	Memory fill and verify, block diagram	5-1
5-4	Load and read-compare functional block diagram	5-2
5-5	Power supply 2A1PS1, functional schematic diagram	
5-6 (1)	Power control and distribution, functional schematic diagram (part 1 of 2)	5-4
5-6 (2)	Power control and distribution, functional schematic diagram (part 2 of 2)	5-5
5-7	Tape control and processing, functional block diagram	5-6
5-8	Adapter, Self Test MX-8586/ASM-386, schematic diagram	5-7
5-9 (1)	Special purpose electrical cable assembly, schematic diagram (part 1 of 3)	5-8
5-9 (2)	Special purpose electrical cable assembly, schematic diagram (part 2 of 3)	5-9
5-9 (3)	Special purpose electrical cable assembly, schematic diagram (part 3 of 3)	5-10
5-10	Power supply 2A1PSI, parts location diagram	5-11

### **CHAPTER 1**

### INTRODUCTION

### 1-1. Scope

- a. This manual covers general support and depot maintenance procedures for Test Set, Navigational Computer-Control Indicator AN/ASM386 (test set). Circuit analyses, troubleshooting and removal and replacement, and testing procedures are also included. The complete manual consists of three manuals. TM 11-6625-2441-45-1 contains the introductory data, principles of operation, maintenance chapters, list of references, and the program listing; TM 11-6625-2441-45-2 and TM 11-6625-2441-45-3 contains the wire lists.
- b. Publications that complete coverage for this equipment include three other manuals: TM 11-6625 2441-12, Operator's and Organizational Maintenance Manual; TM 11-6625--2441-20P, Organizational Repair Parts and Special Tools List; and TM 11-6625-2441-45P, General Support and Depot Maintenance Repair Parts and Special Tools List.

### 1-2. Indexes of Publications

- a. DA Pam 310-4. Refer to DA Pam 310-4 to determine whether there are new editions, changes, or additional publications pertaining to the equipment.
- b. DA Pam 310-7. Refer to DA Pam 310-7 to determine whether there are modification work orders (MWO's) pertaining to the equipment.

### **NOTE**

Applicable forms and records are covered in TM 11-6625-2441-12.

## 1-3. Reporting of Equipment Publication Improvements

The reporting of errors, omissions, and recommendations for improving this publication by the individual user is encouraged. Reports should be submitted on DA Form 2028 (Recommended Changes to Publications) and forwarded direct to Commanding General, U.S. Army Electronics Command, ATTN: AMSEL-MA-AN, Fort Monmouth, N.J. 07703.

#### **CHAPTER 2**

### PRINCIPLES OF OPERATION

### Section I. BLOCK DIAGRAM ANALYSIS

### 2-1. General

The test set processes and distributes signals necessary to test navigational computers and control-indicators, and to perform a self-test operation. The processing operation is controlled by data received from the tape reader. The test set uses tape data and data from the unit under test to perform specific routines as required by particular tests. The relationship of Logic Control Unit TS-2912/ASM-386 (LCU), Signal Conditioning Unit TS-2913/ASM-386 (SCU), tape reader, and Adapter, Self Test MX-8586/ ASM-386 (self-test adapter) is illustrated in figure 2-1. The functions of the LCU, SCU, and selfadapter are discussed in the subparagraphs. Reference designations for the LCU, SCU, and self-test adapter are 1A1, 2A1, and 3A4 All subassemblies of these units are prefixed with the unit designation.

a. LCU. The speed and direction of the tape reader drive are determined by control signals received from the LCU. The tape reader applies tape data to the LCU where the type of data is determined and processed accordingly. The processed data is used in the LCU and is applied to the SCU and self-test adapter or the unit under test. Power for operation of the LCU is provided by the SCU. Test data indicating a go or no-go condition of the unit under test, or the test set, is received from the SCU. The condition of the test data is displayed in the LCU front panel displays and indicators and, when so indicated, to the tape reader as a stop or rerun signal. The control-indicator signal and power supply voltages are applied through the LCU to the SCU. The power supply voltages are connected to the external monitoring equipment (oscilloscope and digital voltmeter) and the signals are processed and returned to the LCU for display. Clock




Figure 2-1. Test Set, Navigational Computer-Control Indicator AN/ASM-386, block diagram.

signals required for operation of the test set are generated in the LCU and distributed to the SCU, and to the unit under test upon demand.

*b. SCU.* The SCU receives 115 Vac and +28 V primary power and distributes operating voltages.

Connection of the navigational computer, control indicator, and test set voltages to external monitoring equipment is provided through front panel POWER MONITOR switch. Processed data from the LCU which requires further modification is processed in the SCU and applied to the unit under test. Processed data is also used by the SCU, in conjunction with data from the unit under test, to perform various test routines. Test data signals are applied to the LCU for processing go/nogo indications.

c. Self-test Adapter. The self-test adapter is used to provide continuity of signals between the LCU and the SCU during self-test of the test set.

Resistors in the self-test adapter provide loads for signals as required.

# **2-2.** Test Set, General Description (fig. 2-2)

- a. Interface. The test set dynamically simulates any signal which a computer or control indicator normally sees during system operation. Each computer or control-indicator input and output is analyzed for correctness against the known correct respective output or input stored on the program tape. Organization of the computer external avionics subassemblies servicing program enables the test set to simulate only one of these external avionics systems at a time, which greatly minimizes the test set complexity.
- b. Major and Minor Tests. The tape program is made up of major and minor test routines. Each major test can have a maximum of 100 minor tests. A major test is usually associated with a major function of the test sets, computer, or control-indicator. The program is organized on a test priority level; the most important functional areas are analyzed first. With the computer, the test set exercises the computer memory fill and read electronics first. Once the test set has established that the memory and associated computer electronics are in working order, the program loads many operational

subroutines into the computer memory for use in subsequent fault-diagnostic programs.

- (1) Each test routine does not necessarily yield a definite result which leads directly to the faulty assembly. In some cases, the faulty assembly must be determined through deductive test techniques. In this technique, the operator selects the next test number by referring to the appropriate maintenance manual. The operator uses this manual by finding the page associated with the major or minor test number displayed on the LCU panel. Here the test result which compares with the test result displayed on the LCU panel is selected. Associated with the selected test result are instructions which give direction for the fault-diagnosis procedure.
- (2) Each major functional requirement of the test set, computer, and the control-indicator is assigned a major test number. The test set is capable of handling 100 major test numbers.

Each major test is subdivided into minor tests (1 up to 100). The TEST NUMBER/MAJOR, MINOR indication is the basis of correlation between the program tape and the appropriate maintenance manual.

- c. Program Tapes. All programs essential for maintenance of the test set, computer, and control-indicator are provided by tapes. Each tape is programmed to include the functions that simulate the related equipment of the unit under test. The computer tape contains data that simulates the signals (input and output) of the appropriate associated avionics. The control indicator tape is programmed to simulate input and output signals that interface with the control indicator in normal system applications. Self-test, tape includes functions which are required to exercise portions of the computer and control indicator.
- (1) Computer tapes. Computer test and diagnostic operations are programmed for both test set and computer control. The computer memory is filled with a diagnostic program, which is verified in the test set by direct, comparison, then used to test and fault isolate computer circuits. Analog portions of the computer are exercised by digital data from the tape that is converted to analog signals in the test set. Additional tapes may be used to fill the computer memory with operational programs.
- (2) *Control-indicator tape.* The control indicator tape provides data that is converted in




Figure 2-2. Test Set, Navigational Computer-Control Indicator AN/ASM-386, Functional block diagram.

the test set to simulate input and output signals.

The majority of the control-indicator tests require visual monitoring of control-indicator panel indicators and manipulation of control-indicator panel controls. Predetermined data generated by the control-indicator is compared with tape data in the test set. Results of these comparisons are displayed on test set front panel indicators.

(3) *Self-test tape.* The self-test tape thoroughly analyzes the units of the test set.

Data received from the tape reader is applied to the circuits of the test set where it is processed in much the same manner as under actual test operation. This data is then compared with additional tape data and the results are displayed on test set status indicators. Refer to paragraph 2-19 for a detailed description of the self-test tape application.

d. Power Control. The test set controls the primary power to the unit under test and the SCU power supply. All voltages generated by the computer or the controlindicator can be monitored by the test set.

### 2-3. Tape Reader Control

The tape reader is both manually and automatically controlled. Initially, the operator starts the tape reader and can stop it at any time. For a tape-search to a specific major test, the tape reader automatically seeks out the desired number and halts at that number. The location of the desired number, versus the tape location prior to search, has no effect on the ability of the tape reader to locate the number. The tape reader is normally under program control and requires a minimum of operator response after the program has been initiated. The tape reader is automatically controlled during memory fill and verify operation. After its initial start by the operator, the tape reader will automatically fill and rewind, then verify and rewind the operational program tape before halting. The tape reader, while under program control, may be controlled manually. For test set maintenance, the tape reader can be single stepped by using the test panel controls.

### 2-4. Error Detection and Control

The test set error detection consists of comparing the output of the unit under test against the 2-4 correct

output value provided by the tape. A bit-by-bit comparison takes place; the location of the bits in error are stored in an error register. The contents of this error register are displayed to the operator upon conclusion of the fault analysis. The information displayed on the TEST STATUS REGISTERS display (TM 11-6625-2441-12) is used in conjunction with appropriate maintenance manual for further maintenance instructions. The test set monitors the contents of the error register looking for a non-zero condition. When a 1 appears in the error register, indicating that an error has occurred, the no-go flag (flip-flop) is set. The test set reacts to this no-go state under program control which may or may not halt the fault analysis immediately.

### 2-5. Error Display

The TEST STATUS REGISTERS display indicates the location of an error in a particular comparison result. Conversion of this error location into a maintenance instruction can be found in the appropriate maintenance manual. The converted information reveals the probable functional area that contains a malfunction.

### 2-6. Self-Test

Two methods of testing the test set are provided; one method is through the use of a self-test tape that is programmed to exercise all the electronic stages. Another method is the monitoring of key areas of the test set during checkout of the computer or the control-indicator.

- a. Programmed Tape, Self-Test. The test set is furnished with a self-test program tape. The tape is used to determine the operational status of the test set. Under the tape program control, the test set analyzes its own outputs, conversion and comparison techniques, and control processes.
- b. In-Process Self-Test. The in-process self-tests monitor control and interpretation circuits for disallowed states. Another area of in-process tests monitors the manipulation of data within the test set. Each data word is sensed for saturation to insure that no errors are introduced into the data by the test set. A third form of in-process testing involves the processing of information read from the tape. Here the test set monitors the transfer of data from the tape through horizontal and

vertical parity bits, The test set also checks the tape for format errors. Each tape must be generated following a strict set of format rules. The test set checks whether or not the tape has been correctly generated.

### 2-7. Computer Memory Test

An operational tape is used to fill the computer memory with a block of words (1,024 words maximum). The words are read back from memory and compared with the contents of the tape to ascertain the operational validity of the computer memory and the associated electronics. In the process of checking the memory, memory address (NIA) register and memory buffer (MB) register are also checked. A discrepancy in the comparison causes a no-go flag to be set and the fault is displayed on the LCU front panel.

### 2-8. Computer Arithmetic and Control Logic Test

To test the arithmetic and control functions of the computer, data is loaded from the test tape into memory. The data consists of subroutines that test the arithmetic and control logic counters and registers. Two methods are used for detecting malfunctions. One, the computer is programmed to detect errors in the arithmetic and control logic counters and registers. The test set in this case is a passive element only and waits for the computer to indicate an error. The test set is then programmed to perform certain routines to isolate the malfunction to a specific area in the computer. Another method for testing the validity of the computer counters and registers is to load known tape data into an individual or a group of registers, then read and compare the contents of the registers with the known tape data. Any discrepancies in the comparison are displayed on the LCU front panel.

### 2-9. Computer Interface Test

The computer interfaces with various avionics (platform, control-indicator, etc) in the navigation set. To check the computer's interface operational capabilities, the test set can supply and receive from the computer, signals associated with each avionic equipment under program control. With the test set simulating the avionics, each area of the computer interface is checked out. Input

signals to the computer are the EIP signals, and outputs from the computer are the EOP signals.

- a. EIP, EOP Digital Simulation. The test set is capable of simulating all digital inputs required by the computer. The Lest set uses several data registers which, under program control line multiplexing, store the computer digital outputs. The data is then compared with the known correct tape output for fault analysis.
- b. EIP, EOP Analog Simulation. The procedure for testing the analog circuits in the computer are as follows:
- (1) Test signals of known amplitude, both ac and dc, are generated in the test set, and applied to the appropriate input channel of the analog-to-digital converter of the compute,, and the digital output is processed arid compared with the known input. A no-go condition indicates a malfunction in the digital-to-analog converter of the computer with fault isolation to two trays.
- (2) Assuming a go condition at (1) above, the digital-to-analog converters in the computer are then addressed to generate an output signal (ac and dc). These signals are properly scaled in the test set and routed back into the computer through the channels previously tested in (1). A no-go at this point indicates a failure in the particular digital-to-analog channel addressed with fault isolation to one tray.
- (3) The synchro outputs from the computer are routed to synchro termination networks in the test set in parallel with the synchro inputs to the computer. The synchro output channels of the computer are then addressed to generate an output angle. The sine and cosine outputs from the synchro termination networks are then switched into the ac channel tested in (1), and the output angle verified. A no-go indicates a failure in that particular synchro output channel with fault isolation to one tray.
- (4) Assuming a go condition from (3) above, a three-wire synchro signal is applied to the test set and then back through the computer synchro-to-digital channel. A fail to compare in the computer indicates a malfunction in that particular channel of the synchro-todigital converter with fault isolation to one tray.

(5) Discrete outputs and inputs to the computer are made T2L compatible and are exercised as required through control logic in the test.

### 2-10. Application of Power

The test set controls not only its own power sequencing but that of the unit under test also. The final turnon control for both the test set and the unit under test (computer or control indicator) is located on the LCU. The computer turnon is interlocked so that computer primary power cannot be turned on until the cooling air blower, located on the computer mounting fixture, is functioning.

### Section II. DETAIL CIRCUIT ANALYSIS

# **2-11. Memory Fill and Verify** (fig. 5-3)

The memory fill and verify test routine exercises the computer memory write and read electronics to determine the functional validity of the memory and its associated controls and registers. Under tape program control, a memory sector (with storage capacity of 1,024 words) is filled with data supplied by the test set tape. The content of the memory is then read back and compared with the original tape data. If no errors exist, the memory is functioning properly. The presence of an error stops the tape and the error is displayed. Interpretation of the display and the necessary corrective action are provided in the appropriate maintenance manual. An overall description of the fill and verify function and a timing analysis of the modified fill and verify function follow.

a. Memory Fill, General Description. After the front panel switches have been initialized, the tape reader moves to a selected tape address and then continues on to a memory fill (MFIL) instruction. The memory fill instruction is decoded after processing, and the decoded bit initiates control logic for tape movement and memory register loading. The first data from the tape is the memory address, indicating where in memory the first data will be loaded. Tape memory data is loaded into the A-register, and tinder memory fill control shifts the memory address into the computer program counter (CP) register. The A-register is then cleared. The tape follows with a data word, which is stored in the A-register and parallel loaded into the computer memory buffer (MB) register. A clear-write memory cycle is initiated to write the MB register data into the location specified by the CP register. The CP register is then at increment one count, another data word from the tape enters the A-

register and is loaded into the MB register. Another memory cycle is initiated and the data written at the new location specified by the CP register. The CP register is incremented another count. The operation continues until a stop fill instruction is provided by the tape.

b. Memory Verify, General Description. During memory verify, the memory verify instruction is generated, providing a bit for initiating the control logic. Memory verify is initialized when the memory fill instruction has been executed in the auto mode, the end of the tape has been reached, and the MEMORY switch is set to VERIFY. Memory verify is also initialized when in the major mode and memory fill has been executed for the selected major address. Following the memory fill, memory verify is executed for the selected major address. During memory verify, following the loading of the A-register from tape, a read-restore cycle is initiated transferring memory data into the MB register. contents of MB register are loaded into the test set Bregister and compared to A-register data. Following the compare, a second read-restore is initiated to verify the first read-restore operation. The contents of MB register are loaded into the B-register; a second comparison of A- and B-registers is performed and the results are stored in the C-register, A 1 in the C-register indicates an error for that bit comparison. The C,P register is loaded in the display multiplexer, ready for display as the current memory address. If a failure to compare occurs, the nogo flag is set and the tape stops. If the STOP/RESET push-button is pressed, the C-register is displayed showing the results of the comparison. At any other time, the CP register bits in the display multiplexer are displayed providing a read-out of the faulty memory address. If the comparison is good, the CP register is incremented by one, new data is read into the A-register from tape, and a

new memory word is read and restored from memory to the MB register. The contents of MB register are loaded into the B-register and a comparison of A- and Bregisters performed. The cycle continues until a stop memory fill (SMFL) instruction is encountered.

- c. Memory Fill and Verify, Timing Analysis.

  The following paragraphs detail the sequential timing analysis of the memory fill and memory verify functions.
- (1) Memory fill, timing analysis. Depending on front panel switch settings, the desired tape address is found either through a tape search, when the MODE switch is at MAJOR or MINOR, or the tape starts at address 00. Following the tape address character, a memory fill instruction character is detected. second character of the memory fill instruction (fig. 2-3), when entered into the instruction register, is decoded along with the first instruction character to provide the memory fill instruction bit time (IBT). The IBT pulse sets a fill-verify flip-flop indicating a memory fill function and activates the clear-write function of memory. Following the instruction word, the tape provides a data word of four characters that contains the memory start address. Following the start address, an end-of-data character is provided by the tape. The test set senses the end-ofdata character and generates a signal clearing the computer CP register and the memory cycle (CM) register. At the next clock time, the CM register is loaded with a count of 8 to establish the eight-step sequence for loading the memory, and the CP register is loaded with the memory address to provide the computer logic with the first loading address in memory. When CM and CP registers have been loaded, the initialization complete flip-flop is set. The tape puts out a data word consisting of one to seven characters, depending on program design, which is stored in the A-register. An end-of-data character appears at the end of the data word. The control logic generates a load MB pulse when the four data bits of the end-of-data character have been sensed (reset D). Data from the A-register is then loaded into the MB register. A memory interleave pulse and a clock control pulse are generated at the same time, causing the computer to write the contents of the MB register into memory a' the address specified by the CP register. The CM register provides an eight-bit count for the memory-loading procedure. After loading the

memory, the CP register is incremented one count for the new memory address, and the fill instruction cycle starts again. This process continues until a stop memory fill instruction is received. In either case, a verify mode may be entered to verify the data written in memory.

(2) Memory verify, tinning analysis. memory verify mode results from either of the following conditions. The MODE switch is at AUTO, the MEMORY switch at VERIFY, and memory verify IBT, or the MODE switch is at MAJOR, the MEMORY switch at VERIFY, an>] stop memory fill IBT. In the firs-t condition, the complete tape is read into memory. At the end of the tape, a verify instruction is read forcing the tape to reverse direction to its beginning (address 00) and the verify procedure starts. When the tape reaches the end, a verify instruction is read a second time; the tape again reverses direction to its starting address, but this time the tape movement halts. In the second condition, if the MEMORY switch is set to VERIFY, the fill and verify process will only check the selected major address. After reading and decoding the memory verify instruction, four characters are read from the tape to providethe memory address and are loaded in the CP register. Data characters from the tape are then loaded into the A-register. The end-of-data character (fig. 2-3), due to the verify instruction, will inhibit loading the MB register (QTC13\* true) and inhibit the clear-write command (QTC21\*), providing a read-restore memory command to the computer. A memory interleave and a clock control pulse initiate the read-restore memory function by loading the memory data into the MB register. The CP register is not incremented at this time because two read-restore and compare cycles are completed for each memory data word. On the second read and compare, the CP register is incremented. When the read MB and read MA/ pulses are generated, data from MB register is shifted into the B-register and the MA register data shifted into the display multiplexer of the test set. The data stored in A-register is compared with the data stored in B-register on a bit-by-bit basis and the results are stored in the C-register. If comparison is good, the whole procedure of read-restore and compare is repeated for the new memory address stored in the incremented CP register. This process is continued until a stop memory fill instruction is decoded. If a compare error is sensed, a tape stops and the memory




Figure 2-3. Memory fill and verify, timing diagram.

address is displayed; pushing the STOP/RESET button displays the C-register, showing which bit failed. During a memory verify cycle, an error could be a result of either an incorrect memory verify or an incorrect test instruction result both results are displayed.

d. Worst Case Fill and Verify, Timing Analysis (fig. 2-4). The worst case memory fill and verify check is performed when the computer test tape is mounted in the tape reader. An instruction, load and verify worst case memory test, is decoded generating an IBT pulse which sets the worst case memory test (WCMT) flip-flop. After the second instruction character from tape, the memory starting address from tape is placed in the Aregister. An end-of-data strobe occurs at the end of the memory address. The CM and CP registers are cleared, and at the next clock pulse, the CP register is loaded with the contents of the A-register (memory address) and the CM register is loaded with a count of 8 in preparation for a memory cycle. Initialization is now complete. The worst case memory data word is then read from tape and stored in the A-register. The worst case memory data word is programmed as an alternating 1-0 pattern. Following the end-of-data character, the tape reader is stopped and not used again until the worst case memory test is concluded. The A-register data is loaded into the MB register and the clear-write operation proceeds in the same manner as described in b above. On the next memory write cycle, instead of new data being read from tape, the A-register is right shifted (end around) one bit to provide new data contents to the A-register. A clearwrite cycle is initiated and the new data is stored in memory and the new incremented CP address. Similar operations continue until the ten low-order bits of the CP register are saturated signifying that a 1,024-word sector in memory has been loaded. A saturated CP register (count of 1023) will set up the memory verify mode. Verification of the loaded data now begins. The CP register is cleared (CP = 0) and the clear-write flip-flop (QTC21\*) is set indicating a read-restore command. Read MB and read MA pulses are generated shifting the MB register contents into the B-register and the MA contents to the display multiplexer. The A- and Bregisters are compared. A second read-restore cycle is initiated to check the first restore and is then followed by a compare. If any compare fails, the no-go flag is set and remains set. Following the two comparisons, the CP register is incremented one count by resetting QTC22\*

for one clock period. The A-register is shifted right one bit and a verify cycle is started once again. The cyclic action continues until the CP counter reads 1023. During this cycle when the second read and compare has been established, the CP register is incremented to 0, worst case mode test flip-flop reset (the end worst case test flip-flop had been set during CP = 1023 and reset during CP = 0), and a restart tape reader pulse generated. The tape reader is restarted and the program checks, via a branch instruction, whether the no-go flag was set.

e. Single Load and Single Read Memory, Timing Analysis. The program provides the capability of either writing a single word in memory from A-register (SLMA) or from the C-register (SLMC). The program also provides the capability for reading out a single word from memory (SREM) at the specified address. Procedural steps for accomplishing a single loading are the same as for a fill cycle except the tape halts after the first word has been written in memory (fig. 2-5). To write in memory from the A-register, the SLMA instruction causes the memory address to be loaded into CP register. Simultaneously, the CM register is filled with a count of 8 in preparation for a memory cycle. A second operand (following the memory address) may follow. In any case, whether the A-register is loaded from tape or not, and end-of-data bit following the second data word will initiate loading of the MB register from the A-register. A clear-write cycle is initiated by memory interleave (QTC20\*) and clock run (QTCO1\*) to write the data into memory location specified by the CP register. The CP register is incremented completing the cycle. For writing in memory from the C-register, the SLMC instruction causes the memory address to be loaded in the Aregister and then in the CP register. Simultaneously, the CM register is loaded with an 8 in preparation for a memory cycle. Following end-of-data character for the memory address, the data word from tape is loaded into the C-register. A second end-of-data character loads the data from C-register to the MB register. A clear-write memory cycle is initiated to write the data into the memory location specified by the CP register. An SREM instruction is initiated when the instruction is sensed and decoded. The memory address is loaded into A-register. When the first end-of-data character occurs, CP and CM registers




Figure 2-4 (1). Worst case memory fill and verify, timing diagram (part 1 of 3).




Figure 2-4 (2). Worst case memory fill and verify, timing diagram (part 2 of 3).




Figure 2-4 (3). Worst case memory fill and verify, timing diagram (part 3 of 3).

### SINGLE LOAD MEMORY INSTRUCTION

EL6625-2441-45/1-13




Figure 2-5. Single instruction memory fill and verify, timing diagram.

are cleared, and on the next clock pulse CP register is loaded from the A-register and CM register filled with a count of 8. A read-restore signal and a clock pulse initialize the read-restore cycle, and the memory data from the address specified in the CP register is loaded into the MB register. The CP register is incremented one bit, completing the cycle.

### 2-12. Load and Read-Compare

(fig. 2-6 and 5-4)

The program provides for loading computer registers, either in groups or individually, with tape data to check

the operational validity of specific registers. A readcompare instruction allows the contents of the selected computer register to be read and compared with the tape data. bit by bit. Any discrepancy in the compare generates a no-go flag and provides a display of the malfunctioning bit. The following subparagraphs describe the load and read-compare functions for the registers.

**a. Load.** Loading word no. 1 into the computer causes a particular routine to be performed, and the resultant output to be applied to the test set. Word no. 1 consists of the data loaded into




Figure 2-6. Read-compare program, flow chart.

the CA, CE, CI, and CP computer registers. These registers can be loaded in parallel or individually, depending on the data to be provided by the computer. Additional logic is provided for loading the CM and MB These registers can only be loaded registers. individually. Loading the MB register can be controlled by an instruction word, or the memory fill and verify operation (refer to para 2-11). This capability requires an MB register control logic circuit, through which the enable signals are applied. Logic is also provided to load and read-compare an additional computer memory unit (XMB), if a second memory unit should be installed. Loading is initiated by enabling the load control logic with an instruction word. The A-register is loaded with data from the program tape and the computer registers are cleared, enabling the drivers to load the selected computer register or registers with the contents of the Aregister.

(1) The load control logic receives an instruction from the tape control and processing logic (para 2-20), to load either CA, CE, CI, CP, CM, NIB, XMB, or word no. 1. The load logic activated by this

instruction is latched (fig. 2-7). The logic senses the presence or absence of the first data character from the tape. If tape data is present, the A-register is cleared and loaded with data from the tape. if tape data is not present, the existing A-register data is utilized.

- (2) Control bits received from the tape control and processing logic, enables the register and A-register; clock signal. Data from the tape is loaded into the A-register in byte serial form, consisting of 1 to 7 bytes, depending on which computer register or registers have been selected. The contents of the A-register are parallel shifted to all computer register Livers through the register output multiplexer.
- (3) Following the data word that loaded the A-register, an end-of-data pulse is applied to the load control logic. This causes a clear pulse to be applied to the computer, clearing the selected register or registers and enabling the driver logic for the selected register or registers. The enabled driver logic loads the data in the respective computer register, and the load latch logic is reset.




Figure 2-7. Computer register loading, timing diagram.

- b. Read-compare. A read-compare instruction causes loading of computer data into the B- register and comparison with data in the A- register (fig. 2-7). The results of the comparison are applied to the C-register (fig. 2-8). If there is an error in the comparison, an automatic self-test routine is performed within the test set to determine whether the failure is due to a malfunction in the computer or the test set. Read-compare is initiated by enabling the read-compare logic with an instruction word. The A-register is loaded with data from the tape and the B-register loaded from the computer; the A- and B-registers are bit shifted to the comparator and the results of the comparison are stored in the C-register.
- (1) The read-compare logic receives an instruction from the tape control and processing logic to read-compare a particular computer register or word. The read-compare logic activated by this instruction is latched. The logic senses the presence or absence of the first data character of the tape. If tape data is present, the A-register is; cleared and loaded with tape data. If tape data is, not present, the existing A-register data is, utilized.
- (2) Data is loaded into the A-register in the same manner as in a(2) above. The data conlsists of 1 to 7 bytes, depending on the register or word selected.




Figure 2-8. Read-compare, timing diagram.

- (3) Following the data word that loaded the A-register, an end-of-data pulse is applied to the read-compare control logic. This enables the input multiplexer, the register input multiplexer, and the shift control logic. The B-register is loaded, and the shift control logic applies a clock signal to the A-, B-, and C-registers. Data is always present at the input multiplexer. Only the multiplexer enable signals are needed to initiate loading of the B-register.
- (4) The contents of the A- and B-registers are bit serially shifted into the comparator logic. The content of each bit location of the A-register is compared with the content of the same bit location in the B-register; the result is shifted into the C-register. At the end of the comparison operation, a count complete pulse is generated and the latches reset. The A- and B-registers are continually checked for saturation (all I's). Saturation of either or both the A- and B-registers indicates that a flip-flop in the saturated TM 11-6625-2441-45-1 register has malfunctioned. If this condition exists the latches are

reset, the test set malfunction light is on1, and the tape is stopped.

c. Read-Compare Reiteration (fig. 2-9). Any comparison failure causes the error control to apply a signal to the read-compare control logic. To ascertain the existence of an error, the entire read-compare routine is then repeated. If the failure persists, the error control causes only the compare function to be repeated. If the failure is still evident, a branch on no-go instruction causes various routines to be performed within the computer, to further isolate the fault.

### 2-13. Branch Control

**Function** 

(fig. 2-10)

The branch function provides for branching to a specific address and continuing the program with




Figure 2-9. Read-compare reiteration, timing diagram.




Figure 2-10. Branch control function, flow chart.

the instruction stored at that address. A branch function is initiated by one of four tape instructions: unconditional branch (UNBR), branch on major mode (BRMJ), branch on no-go flag (BRNO), and branch on no-go flag when within a major mode (BRMJ).

a. Unconditional Branch. An unconditional branch instruction read from the tape causes the logic to enter the branch mode. Data from the tape following the branch instruction consists of major and minor test numbers to which a branch is desired. The data is loaded into bits 17 through 32 of the A-register. The

minor test number occupies the low-order bits (17 through 24) and the major test number is stored in bits 25 through 32. A comparison is then made between the major test number stored in the A-register and the major test number currently displayed. The result of the comparison causes the tape to run forward or reverse (tape search mode) so the tape search logic can make a comparison between the current major test number and the desired major test number. If the major test number [n the A-register is greater than the current major test number, the tape reader runs forward; if less,

the tape reader reverses. During tape search, the tape always runs at high speed. Refer to paragraph 2-20 for a detailed description of the tape search function. After a comparison has been made, the tape search mode is terminated and the test set remains in the branch mode. The minor test search is entered and the tape runs forward at low speed. In a minor test search, the tape always runs forward because the search always starts at address 00. In a minor test search, all instructions are inhibited except increment minor test counter (INCM). A comparison of the minor test counter contents and the minor test number stored in A-register continues until a comparison is achieved. The branch mode is then terminated and normal instruction execution follows.

- b. Branch on Major Mode. A branch on major mode instruction provides for branching only to a desired minor test and assumes that the major test in the Aregister is the current one. The instruction causes the test set to enter the branch mode. Following the instruction, tape data provides the minor test number which is stored in the A-register as the desired minor test. Tape search mode is entered when a comparison is made between the A-register minor test number and the minor test counter contents. The A-register is gated to the tape search logic in the branch mode. If the Aregister minor test is less than the current minor test, the tape moves in a reverse direction. However, if the desired minor test is greater than the current minor test, tape search is not entered; minor test search routine is entered. The tape continues to run forward at low speed until a comparison is detected by the logic.
- c. Branch on No-Go. A branch instruction can be executed if a no-go flag is set, indicating an error has been detected. After reading the branch instruction and identifying the set side of the no-go flag, the procedure for the branch and tape search function is the same as described in a above.
- d. Branch on No-Go Within Major. A branch instruction can be executed if a no-go flag has been set during a major mode of operation. The procedures outlined in b above are applicable for this operation after the logic has detected a no-go in a major mode.

- **2-14.** Computer and Control-indicator Interface Test Logic is provided within the test set for simulating the input-output units associated with the computer. Logic is also provided for processing analog signals, and for simulating the computer when the control-indicator is being tested.
- a. Analog Processing. To check the computer reception and processing of analog signals, test signals of known amplitude are generated within the test set. These signals (ac and dc) are applied to the appropriate inputchannels of the computer analog-to -digital converters, and compared with the known input. Digitalto-analog converters in the computer are then addressed to generate an analog signal. Analog signals from the computer are divided into three groups; synchro, voltage, and low-level signals. The analog control word (instructions from tape reader) enables one of these signals to be scaled within the test set, and routed back into the computer, via the analog channels previously tested. If the analog control word selects a synchro signal, that signal is routed directly back to the computer. These signals are also processed by the test set. to provide sine and cosine signals. The sine and cosine signals are applied to the computer for angle verification. All signals applied to the computer analog input channels can also be applied to the TEST position of the VOLTAGE MONJTOR switch on the SCU. This capability is controlled by the analog control word.
- (1) Computer analog channel test (fig. 2-11). a load analog control word instruction is received. the contents of the A-register (analog control word) are loaded into the B-register. This analog control word causes ac and dc test signals to be applied to a MOS switch, and the MOS switch control to activate the appropriate MOS switch. This condition causes the selected test signal to be applied through the buffer amplifier to the computer analog input channel.
- (2) Synchro and voltage signals (fig. 2-12). Computer synchro output signals are received by the test set and applied directly back to the computer synchro-to-digital converters, via synchro input channels. These signals are also applied to the synchro termination networks within the test set, which output the sine and




Figure 2-11. Analog processing test, data flow block diagram.




Figure 2-12. Analog processing – synchro voltage signals, data flow block diagram

cosine function of each synchro. The sine and cosine signals are applied to the MOS multiplexer, causing the signal selected by the analog control word to be applied through the buffer amplifier to the computer analog input channel. To insure the computer has provided the voltages required for a second memory unit, a voltage divider network receives the voltages and establishes a signal at a nominal level. This signal is applied to the MOS multiplexer and processed in the same manner as the synchro signals, when selected by the analog control word. Test set voltages are received and processed in the same manner. The following chart lists the synchros

and voltages tested, and the analog control word construction for each synchro and voltage.

(3) Low level signals (fig. 2-13). Low level analog signals from the computer are applied to the MOS switches. Depending on the construction of the analog control word, the MOS switch control enables one of the switches, causing the selected signal to be applied to the preamplifier. The amplified signal is applied through another MOS switch (enabled by the same analog control

Synchros and voltages	Description						Analog control word									
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
True airspeed feedback	Sin Cos	0	0	0	X X	X X	X X	X X	X X	X X	0	0	0	1	0 0	0
Magnetic heading-course indicator	Sin Cos	0 0	0	0	X X	X X	X X	X X	X X	X X	0 1	1	0	1	0	0
Bearing minus heading	Sin Cos	0 0	0 0	0 0	x x	x x	X X	X X	x x	x x	0 1	0 0	1 1	1 1	0 0	0
Range to destination (units)	Sin Cos	0	0 0	0 0	X X	X X	X X	X X	X X	X X	0	1	1	1	0 0	0
Magnetic heading-BDIII	Sin Cos	0	0 0	0 0	x x	X X	x x	x x	x x	x x	0 1	0	0	0 0	1 1	0 0
Range to destination (tens)	Sin Cos	0 0	0 0	0 0	x x	x x	X X	X X	x x	x x	0 1	1 1	0 0	0 0	1 1	0
Magnetic heading-TACAN	Sin Cos	0	0	0 0	X X	X X	X X	X X	X X	X X	0	0	1 1	0	1	0
Range to destination (hundreds)	Sin Cos	0 0	0	0	X X	X X	X X	X X	X X	x x	0	1	1	0	1	0
Computer																
+30V +30V +12V -6V +12V -6V +5V		0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	x x x x x x	x x x x x x	x x x x x x	x x x x x x	x x x x x x x	x x x x x x x	0 1 0 1 0 1 0	0 0 1 1 0 0 1	0 0 0 0 1 1 1	0 0 0 0 0 0	0 0 0 0 0 0	1 1 1 1 1 1 1
Test set																
+15V 26 Vac		0	1 0	0 1	0 0	0	0 0	0 0	0 0	1 1	X X	X X	X X	0	0 0	0

word), and is processed in the same manner as the synchros and voltages. The following 'chart lists the low-level signals tested, and the analog control word construction for each signal.

b. Load Discrete Word (fig. 2-14). Data in the discrete input holding register is loaded into the computer upon receipt of a load discrete word instruction. The holding register can be

Low-level signals						An	alog	cont	rol w	ord													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15								
Drift angle error	1	0	0	1	0	0	0	0	х	х	х	х	0	0	0								
Lateral steering error	1	0	0	0	1	0	0	0	Х	x	Х	х	0	0	0								
Groundspeed error	1	0	0	0	0	1	0	0	Х	х	Х	х	0	0	0								
Deviation	1	0	0	0	0	0	1	0	Х	х	Х	х	0	0	0								
Azimuth cage error	1	0	0	0	0	0	0	1	Х	Х	Х	Х	0	0	0								




Figure 2-13. Analog processing—low level signals, data flow block diagram.




Figure 2-14. Load discrete word, data flow block diagram.

loaded with data from either the A- or B-registers, depending on the load instruction. The A-register receives data from the program tape and the B-register from the computer. Both groups of data are applied through the register output multiplexer. If the B-register is used, it is loaded by an instruction preceding the load discrete word instruction.

c. Discrete Terminations. Portions of the discrete output word (from computer) are analog signals. During a read-compare discrete output word instruction, these

analog signals must be converted to digital form to be processed by the test set. This operation is performed by the discrete input termination network. The entire discrete word is then read and compared as described in paragraph 2-12.

d. Control-Indicator and TACANT Interface (fig. 2-15). Depending on the operation being performed by the computer, control indicator, or TACAN, data and data control pulses are received from the computer. Data

#### TACAN AND CONTROL-INDICATOR ADDRESS FROM COMPUTER, AND CONTROL-INDICATOR DATA TO AND FROM COMPUTER CONTROL-INDICATOR DATA AND ADDRESS CONTROL-CONTROL-DATA CONTROL TACAN INDICATOR DATA INDICATOR OUTPUT RECEIVER DATA DATA TACAN ADDRESS DATA CONTROL B-REGISTER CONTROL-ENABLE INPUT INDICATOR DATA DATA TO CONTROL ENABLE COMPUTER 4-BIT CLOCK CLOCK HOLDING COMPUTER -C-PHASE CLOCK REGISTER ADDRESS CONTROL-INDICATOR! TACAN ADDRESS ERROR ERRONEOUS ADDRESS POSITION FIX PULSE CLOCK CLOCK INTERRUPT COMPUTER CONTROL DETECTOR GENERATOR CONTROL-INDICATOR DATA — CONTROL CONTROL PULSE CONTROL PULSE TACAN DATA RECEIVER CONTROL TACAN DATA TO COMPUTER DATA VALID PULSE TO COMPUTER DATA REQUEST A -CLEAR REQUEST RECEIVERS DATA REQUEST B COMPUTER TACAN DATA TACAN DATA CONTROL TO COMPUTER CLOCK CLOCK DATA D-PHASE CLOCK B-REGISTER RECEIVER EL6625-2441-45/1-34

Figure 2-15. TACAN and control-indicator data processing, data flow block diagram. 2-23

is applied to the output data control logic, and the four-bit holding register. When the control pulse is high, a clock signal causes the four-bit register to be loaded (representing control-indicator or TACAN address). When the control pulse goes low, the clock signal is inhibited and the four-bit register stops shifting; the erogenous address detector decodes three bits of the register, and checks for a valid address. If the address is not valid, a posse fix signal is generated and applied to the computer, causing the computer to perform a subroutine. The fourth bit of the four-bit register is used only when processing control-indicator data, and causes the data word received from the computer to be loaded into the B-register, or the contents of the B-register to be applied to the computer (representing a control-

indicator data work to computer). Logic is provided for applying TACAN data to the computer when TACAN data has been requested by the computer (fig. 2-16). Two data request signals (A and B) are generated by the computer and applied to the test set, causing a data valid pulse to be applied back to the computer. The data valid pule also clears the TACAN data control logic. The contents of the B-register ae then applied to the computer (representing a TACAN data word) at the rate of the phase D clock, also generated in the computer.

e. Control-indicator Position Fix Test (fig.2-17). Pressing the POS. -FIX push-button on the control-indicator, causes a pulse t be applied to logic to check the pulse width. A 2-MHz clock




Figure 2-16. TACAN data to compare, timing diagram.




Figure 2-17. Control-indictor position fix test d flow block diagram.

signal drives a counter, which is decoded and applied to the detector logic. The position fix signal is also applied to the detectors, and depending on the state of the counter, the time period of the position fix pulse is determined. If the pulse width is less than 4 microseconds or greater than 8, an error signal is applied to the error detection logic, causing a no-go condition. If the pulse width is within the 4- to 8-microsecond range, a signal is applied to the tape proceed logic, causing the tape to drive.

f. Control-Indicator MODE Switch Test (fig. 2-18). To test the control-indicator MODE switch, an instruction causes a latch to set. This condition enables the MODE switch position drivers, and applies a ground signal to the wiper of the switch. Positions of the switch can now be applied, through the display multiplexer, to the front panel REGISTERS display indicators. The nine MSD of the REGISTERS display indicator, correspond to the nine positions of the switch.

Each position of the switch causes an 8 to be displayed in its respective display.

g. Control-indicator Input Test (fig. 2-19). An instruction to load the control indicator causes the tape reader to load 32 bits of data (data word) into the Aregister, and then into the control-indicator. A clock signal and a control pulse are also applied to the control indicator. The control pulse is high for the first, four bits of the data word (control-indicator address), then low for 28 bits.

h. Control-Indicator-Input-Output Test (fig. 2-20). To check the input-output capabilities of the control-indicator, an instruction causes the clock signal and control pulse to be applied to the control-indicator in the same manner as for the control-indicator input test. Four data bits (representing control-indicator address) are loaded into the A-register from the tape reader, and then shifted to the control-indicator. Depending on the address.




Figure 2-18. Control-indicator MODE switch test, data flow block diagram.




Figure 2-19. Control-indicator input test, data flow block diagram.

shifts data into the B-register, or the contents of the I; register are shifted to the control-indicator.

- i. Platform Interface Tests (fig. 2-21). Three tests are performed to check the platform interface logic. Each of the three instructions (one per test) causes a latch to set, and reset at the completion of the test. These latches set up initial conditions within the test set, for that particular test.
- (1.) The first test insures that the proper incremental platform angles have been developed by iH3le computer. An instruction causes one of four data words (torque inputs) to be applied to the up/down counter, through the torque input control logic. The counter shifts at a 6.25-kHz

rate, and counts up when the torque input is ground. After 11 milliseconds, the computer applies a signal that Stops the 6.25-kHz clock when the torque input goes high. The contents of the counter are then loaded into the B-register. An acknowledge signal is then applied to the computer, followed by the contents of the B-register. This process is repeated for tie remain i31g three data words.

(2') The second test verifies the capability of the computer to count increment velocity pulses , the test set generates four different pulse trains in two directions, off two axes. One of seven eight-bit data control words is loaded into the B-register from the computer. The computer applies a signal to reset and start the




Figure 2-20. Control-indicator input-output test, data flow block diagram.




Figure 2-21. Platform interface test, data block diagram.

up/down counter, and applies the platform 100-kHz clock to the test set. The time duration of the velocity pulse train is defined by the contents of the B-register. When the up/down counter completes a count, the clock is stopped and an acknowledge signal is applied to the computer. This condition causes the computer to perform a subroutine, comparing the torque rate with time duration of the counter. This procedure is repeated for the remaining six data control words.

(3) The third test provides for a self-test of the computer interface. The computer applies torquing signals to the test set, enabling logic for receiving incremental platform angle signals. The platform clock signal is then enabled, and the up/down counter reset and started. After 1.3 seconds, the counter is loaded into the B-register, then sent to the computer for comparison with known results.

# 2-15. Front Panel Indicators and Error Control

(fig. 2-22)

Indicators on the test set front panel indicate the unit under test, the go/no-go status of the unit or test set, that power is applied to unit and test set, and memory fill and verify operation is being performed.

a. Setting the UNIT switch to ON enables the computer and control-indicator define logic, and causes the UNIT indicator to light. The unit being tested causes +5 V7 signal to enable the corresponding define logic. The test tape for each unit applies a signal that identifies itself, to the define logic enabled by the unit being tested, and causes the respective indicator (NCU, CIU, or SELF TEST) to light. If the wrong tape has been inserted, or a unit has not been connected to the test set, the indicators flash and the tape stops.




Figure 2-22. Front panel indicators and error control, data flow chart.

- b. The FILL indicator lights when the memory fill/verify operation is being performed.
- c. The results of the in-process test (within the test set) and error signals from the unit under test are applied to the error control logic, indicating a go or no-go condition. Error signals from the in-process tests have precedence over error signals from the unit under test. If the test S(et is in the go condition, the go and no-go logic for the unit being tested is enabled. The GO indicator is lit during testing and goes out at the end of tape; if an error has been detected, the GO indicator )., goes out and the NO GO indicator lights. In a test set failure, the GO and NO GO indicators are inhibited and the TEST SET FAULT indicator lights.

### 2-16. Clock Generator

The test set generates clock signals either in sync with the computer clocks, when testing the computer, or self-generates clock signals when testing the control-indicator or self-testing.

- a. Clock Generation During Computer Checkout. A 2-MHz clock signal (KPPOO) is received from the computer (fig. 2-23) and inverted by the test set logic (XKAOO1). Signal XKNAOO1 is delayed by 65 nano-seconds (XKA002) and XKAOO1 is also applied to a countdown synchronized flip-flop whose output provides a l-Miz clock signal, KKAOO5. Gated logic generates phase S and phase T negative-going 1-MIJz clocks for distribution throughout the test set.
- (1) The computer 2-MHz square wave clock is checked continuously for correct phase shift limits to the 4-MHz square wave generated by the test set. Circuits provided by the test set compare the phase relationship of the two frequencies during a specified time period. If the two signals are beyond the designated limits, an error signal is generated. Figure 2-24 is a timing diagram showing the comparison period of the two frequencies. Each frequency is applied to a special coded counter. The 4-MHz test period occurs during the count of 3; the 2-MIIz test period




Figure 2-23. Test set clock system with computer clock running, timing diagram.




Figure 2-24. Two-MHZ-clock square wave, timing diagram.

occurs during the counts of 5, 10, and 4. The two test period signals are applied to an AND gate. If the output of the AND gate is low, the phase relationship is within limits. If the gated output is high for four consecutive comparisons, an error signal is generated indicating an out-of-phase condition.

(2) Three instructions control the computer clock. A run computer clock instruction (RCPC) causes the computer clock to be turned on for an indefinite period. The clock may be stopped by either the computer program or by an instruction from the test set tape (STCL). The computer clock can also be programmed to run for a specified number of clock periods by a run clock conditional instruction (RCNC). This instruction causes the computer clock to be turned on for N clocks (1 through 999), if a memory cycle does not occur during the last seven clocks. If a memory cycle is begun during the last seven counts of N, the clocks are stopped immediately and the memory cycle counter is cleared. When an unconditional clock run instruction is performed (RCNU), the clock runs continuously. The clock will be turned on for exactly N clocks (1 through 999).

Clock Generation During Self-Test and Control-Indicator Checkout. Clock pulses for self-test and control-indicator checkout are derived from the test set clock-generating circuits. A 4-MHz oscillator output applied to three countdown flip-flops (fig. 2-25) provides the 500 kHz necessary for self-test and control-indicator operation. Through logic gating, phase S and phase T clocks (0.5 MHz) are generated and distributed throughout the test set. Timing signal phase C is used for communication with the control indicator unit. To simulate computer clocks when in the self-test mode and enable the computer clock mode, signals GTTOOO\* and GKAO41\* are generated. GTTOOO\* is connected back through the self-test adapter into QUPOOO, simulating KPPOO, 2-MHz square wave from the computer. Phase S and phase T in this mode are 1-MHz clocks.




Figure 2-25. Clock generation during self- it and control-indicator checkout, timing diagram.

### **2-17. Power Supply 2AIPS1** (fig. 5-5)

The test set power supply is housed in the SCU. 'the following sub-paragraphs describe the power supply circuits, generation of de power supply voltages, and the power supply protective circuits.

- a. Power supply control circuits. The power supply control circuits consist of transformer TI, -4.7 regulator VR1, relays K1 and K2, and power sequence switching assembly A2.
- (1) The power supply is prepared for turnon when primary C-phase power is applied through connector J1-VWv' to the primary winding of transformer T1 The Output of the secondary winding of T1 is rectified by diodes CR1 and CR2 to provide +28 V auxiliary. The secondary winding center tap of T'1 is connected to power ground to provide the +28 V auxiliary ground return. The +28 V auxiliary is filtered by capacitors C6, C7 and C8 and supplied to relays K1 and K2, +4.7 V regulator VR1, power sequence switching assembly A2, negative voltage crowbar A3, positive

voltage crowbar A44, and connector J1-N and Z. Regulator VR1 provides +4.7 V auxiliary to connector J1-M

(2) The power supply is turned on in two steps. Power ground is applied to the ac power on signal line through connector J1-c to power sequence switching assembly A2, pin 2. A2 applies a ground through FL3 to relay K1 operates and closes the 115-V, 400-Hz threephase power leads from connector J1-J, H, and G to the primary windings of A1T2. Dc voltages from rectifier assemblies A1Z1 through A1Z4 are applied to the inputs of regulators VR2, VR3, VR4, VR6, VR, 7, and VR8. The regulator control circuits are turned off by resistance divider networks connected through the contacts of dc power relay K2 to ground. The +28 V auxiliary is then applied to the dc power on signal line through connector J1-b to A2, pin 18. A2 applies a ground through F14 to relay K2. K2 operates and removes the resistance divider networks from ground, and regulators VR2, VR3, VR4, VR6, VR7, and VR8 turn on the dc voltages.

(3) When A2 receives a crowbar signal from the negative voltage crowbar A3, positive voltage crowbar A4, or +5 V crowbar A7, relay K2 is deenergized and initiates de power shutdown. A ground signal is generated which lights the appropriate indicator on the SCU test panel (fig. 2-26). When A2 receives a no-go signal from the voltage monitor A5S relay K2 is deenergized initiating dc power shutdown. A ground signal is generated which lights the OUT TOL indicator on the SCT test panel. The OVERRIDE switches (rig. 5-5) apply the override signal to A2 which causes relay f'2 to energize, removing the ground signals from the SCU test panel indicators. The OVERRIDE switches are used only during maintenance operation.




Figure 2-26. Test panel, Signal Conditioning Unit TS -2913/ASMJ-386.

Generation of -25 V. +28 V. and ±15 V. The output of the high-voltage secondary windings of transformer A1T2 is connected to rectifier assemblies AIZI and A1Z2. The secondary winding center taps are connected to ground return. The outputs of A1Z1 and A1Z2 are in parallel and provide negative and positive power supply voltages. The negative voltage is connected through LC filter (L1, C1I) to regulators VR2 and VR3. The outputs of VR2 and VR3, regulated -25 V and -15 V respectively, are connected through FL5 and FL6 to negative voltage crowbar A3, voltage monitor AS, and connector J2. The positive voltage is connected through LC filter (L2, C12) to regulators VR4 and VR6. The outputs of VR4 and VR6, regulated +28 V and +153 V respectively, are connected through FL7 and FL9 to the positive voltage crowbar A4, voltage monitor A5, and connector J2. The output of VR4 is also connected through diode A6CR4 to override the +28 V auxiliary.

Generation of +5 V and +4.7 V. The output of the low-voltage secondary windings of transformer A1T2 is connected to rectifier assemblies A1Z3 and A1Z4. The secondary winding center taps are connected to ground return. The outputs of AiZ3 and A1Z4 are in parallel to provide a positive power supply voltage. The positive voltage is connected through LC filter (1L3, C13) to +5 V regulator VR7 at VR7L1-6 and +4.7 V regulator VRS. The current path through VR7 is from the +22 V input through an input filter (VR7L1 pin 6 to pin 5 and capacitors VR7C1, VR7C2, and VR7C3), a power switch circuit (VR7QI, VR7Q2, VR7R1, and VR7R2), an output inductor (VR71, 1 pins 1 and 2 to pins 3 and 4). and current-sensing resistors (VR7RCS and VR, 7R4) to the +5 V output. The output voltage of VR7 is compared with an internal reference voltage set by potentiometer VR7Ai-Ri3. While the output voltage is low, the power switch circuit is conducting (on state), current flow through the output inductor increases, and the output When the output exceeds the reference level sensed by the voltage loop comparator, the level shift switch circuit causes the power switch circuit to cut off (open state). Simultaneously, the feed-back reduces the reference voltage level slightly. When the power switch circuit is in the open state, the self-induced voltage of the output inductor causes current to flow through diode VR7CR1, the output inductor, and the current-sensing resistors to the output. This current will decrease, and as it falls below the level demanded by the load, the output voltage will begin to decrease. As the output voltage drops below the reduced reference voltage level, the voltage-loop comparator circuit causes the level shift switch circuit to set the power switch circuit to the on state. The output voltage is thus regulated to an average level equal to the average level of the reference voltage. The small feedback signal applied to the reference voltage accelerates the switching speed, reducing switching losses. The output inductor and the switch timing capacitors, with the resultant output ripple, control the switching rate of the regulator. The current-loop comparator circuit causes the level shift switch circuit to set the power switch circuit to the open state when the voltage drop across the current-sensing resistors, caused by the load current, exceeds the internal reference level. When the load current has decreased, the current-loop comparator circuit causes the level shift switch circuit to set the

power switch to the on state. Since the rate of load current change is limited by the output inductor, the switching rate is set to a safe maximum value. The output of VR7, regulated +5 V, is connected through FL8, FL10, and FL11 to the +5 V crowbar A7, voltage monitor A5, +5 V bus W1 and connector J2. The output of VR8, regulated +4.7 V, is connected through FL12 to the voltage monitor AS, positive voltage crowbar A4, and connectors J1 and J2.

- d. Voltage adjust controls. The voltage adjust controls (potentiometers) located in the building block voltage regulators (BBR) are listed in the following chart
- *e.* Protective circuits. The protective circuits in the power supply comprise negative voltage crowbar A3, positive voltage crowbar A4, +5 V

Reference designators
VR4 V, R6
VR2 VR3
VR1A VR8

Switching regulatorVR7

2-18. Power Control and Distribution (fig. 5-6)

Three-phase 115-Vac, 400-Hz and +28 V primary power is required to operate the test set. Power is applied to the SCU and then distributed to the LCU and units to be tested through a series of connectors and interconnecting cables.

- a. Power Control. Three-phase 115 Vac is applied to SCU PRIMARY POWER circuit breaker CB4 through P'RINIARY POWER 115 Vac 400 Hz 3 PH connector Ji and RFI filter FL1. Plus 28 V is applied to NCU POWER 28 VDC circuit breaker CB2 and CIU POWER 28 VDC circuit CB3 through PRIMARY POWER 28 VDC connector J2 and RFI filter FL2.
- (1) Primary power on. The test set is prepared for use by operating PRIMARY POWER

crowbar A7, and voltage monitor A5. The crowbar circuits monitor the regulated dc voltages and protect the test set from excessively high output voltages. If any of the power supply voltages exceed a specified limit, the crowbar connects that output to ground through silicon controlled rectifier (scr). The scr for crowbars A3 and A4 are contained within the sealed unlit and QT is the scr for crowbar A7. The output of the crowbars are applied to power sequence switching circuit A2 to light the appropriate POWER SUPPLY FAULT indicator on the SCU test panel. When the scr is operated by an over voltage condition, the resultant ground connection is sensed by the voltage monitor circuit A5. The function of the voltage monitor is to convert any loss of voltage or excessively low-voltage condition into a no-go signal. This signal 's applied to the power sequence switching circuit, deenergizing relays KT and K2, and the power supply is shut down.

Regulated outputs	Control	Value (ohms)
+28 V	R14	500
+15 V	R14	500
-25 V -15 V	R14	500
Aux. + 4.7 + 4.7 V	VR13	500
+ 5.9 V	VR7A1R13	2000

circuit breaker CB4. Circuit breaker CB4 applies threephase 115 Vac to power supply PS1. The C-phase line turns on SCU blowers BT, B2, and B3, and lights POWER PRIMARY indicator DS5. The A-phase line is connected to NCU POWER 115 VAC 400 Hz circuit breaker CB1. The B-phase line is connected to LOGIC CONTROL UNIT connector J5-E and interconnecting cable, to SIGNAL CONDITIONING UNIT connector J3-E to operate LCU blowers BT and B2. Circuit breaker CB1 applies the A-phase line to NAV COMPUTER UNIT BLOWER connector J10-A and the primary of transformer T1 supplies 26 V rms, 400 Hz to the NAV COMPUTER UNIT connector J9 and to card cage assembly A3. Circuit breaker CBE also closes the circuit to NCU POWER 115 VAC 400 Hz indicator DST.

(2) Plus 28 V on. Operating NCU POWER 28 VDC circuit breaker CB2 applies +28 V to

NAV COMPUTER UNIT connector J9 and lights the NCU POWER 28 VDC indicator DS2. Operating CIU POWER 28 VDC circuit breaker CB3 lights the CIU POWER 28 VDC indicator DS3 and applies +28 V to LOGIC CONTROL UNIT connector J5 and through interconnecting cable, to SIGNAL CONDITIONING UNIT connector J3.

Power Distribution. Power supply PS1 is prepared for turn on by operating POWER AC switch S3. A ground is connected to the ac power on signal. POWER AC indicator DS4 and NCU POWER 115 VAC 400 Hz indicator DS1 light from +4.7 V auxiliary. POWER ELAPSED TIME mete M1 operates from +28 V auxiliary. The +28 V auxiliary is also sent to LOGIC CONTROL UNIT connector J5-X and through interconnecting cable, to SIGNAL CONDITIONING UNIT connector J3-X. Operating the LCU POWER TEST SET switch S7 applies +28 V auxiliary to operate LCU POWER ELAPSED TIME mete M1 and return the dc power on signal to SIGNAL CONDITIONING UNIT connector J3-W, and through interconnecting cable, to LOGIC CONTROL UNIT connector J5-W. The dc power on signal turns on power supply

PS1.

(1) Plus 5 V. SCU bus W3 distributes +5 V to card cage assemblies Al, A2, and A3, VOLTAGE MONITOR switch S1, LOGIC CONTROL UNIT

to SIGNAL CONDITIONING UNIT connector J3. LCU bus W3 distributes +5 V to card cage assemblies AI, A2, A3, and A4, test panel A6, and TEST POINTS 88, 93 and 98.

- (2) Minus 15 V. SCU PS1 supplies -15 V to card cage assembly A3 and to VOLTAGE MONITOR switch S1.
- (3) Plus 4.7 V. SCU PSI supplies +4.7 V through TB1 to VOLTAGE MONITOR switch S1, to LOGIC CONTROL UNIT connector J5 and, through interconnecting cable, to SIGNAL CONDITIONING UNIT connector J3. LCU bus W4C distributes +4.7 V to card cage assemblies Al and A4 and to LAMP TEST switch S8.
- (4) Plus 15 V. SCU PS1 supplies +15 V to card cage assembly A3, VOLTAGE MONITOR switch S1, LOGIC CONTROL UNIT connector J4 and, through interconnecting cable, to SIGNAL CONDITIONING UNIT connector J5. Connector J5 connects +15 V to LCU card cage assembly A2.
- (5) Minus 25 V. SCU PS1 supplies -25 V to card cage assembly A3 and to VOLTAGE MONITOR switch S1.
- (6) Plus 25 V. SCU PS1 supplies +25 V to VOLTAGE MONITOR switch SI.
- (7) Plus 28 V. SCU PS1 supplies +28 V to card cage assembly A3 and to VOLTAGE MONITOR switch S1.

### Section III. TAPE FORMAT AND CONTROL

### 2-19. Self-Test Tape Operation

a. General Description. The self-test tape is run first to insure that the test set is operating properly. During self-test, the test set analyzes its own outputs, conversions and comparison techniques, and control processes. If the self-test tape completes its run without detecting a failure, the computer or control-indicator test tape is loaded. If a fault is detected while running the self-test tape, the tape stops; the test set displays inform the operator of the fault by displaying a particular number. The operator consults the troubleshooting charts for an interpretation of the displayed number.

- (1) The test set contains internally mounted controls to assist maintenance personnel in manual isolation of malfunctions of the test set. Test set power and supply failures can be overridden so that the failure can be rapidly ascertained. The internal controls are inhibited when the test set is performing a unit test routine.
- (2) When a test set fault is located, the faulty card is replaced with a new one.
- (3) Self-test checkout by tape program incorporates two forms of testing, semiautomatic and automatic. Semiautomatic checkout verifies operation of functions which require operator

observation. This checkout is also used to expand the fault isolation capability of the test set. Areas tested in the semiautomatic checkout are instruction decodes, inprocess fault detection, branching, tape format, register operation, analog/ synchro channels and control, memory verify functions, control-indicator pos fix test circuits, EOP tape control, and panel display functions. Automatic checkout provides a thorough and detailed exercise of all areas of the tst set under various conditions of discrete inputs, outputs, and logic inputs/outputs.

- Semiautomatic Checkout. The first portion of the tape program is the Initial confidence test. This test checks such circuits a power or reset, pull-up voltages, clock, tape data, and so forth. After each test the tape stops, and the operator checks for normal front panel indications. If the indications are normal, the START push-button switch is pressed and the operation is repeated until the final test ha been completed. If, at any time during the performance of the initial confidence check, a malfunction is detected, the operator refers to the related troubleshooting chart for recommended repair procedures. The remainder of the semiautomatic checkout is contained in major tests 1 through 19 on the program tape. These test are used to isolate faults in the test set which are not detected by the automatic portion of the self-test. Tests in this portion of the checkout are similar to those in the initial confidence test and are functionally grouped into major tests.
- c. Automatic Checkout Upon completion of the confidence tests, the tape program provides an automatic check of the test set logic circuits. Automatic checks include the signal flow through discrete termination cards. All logic circuits are tested by programmed instruction signals.
- d. Self-Test Instruction Initialization of various tests are controlled by the following instructions.
- (1) Instruction TST1. Instruction requires the loading of up to 40 bits of self-test data into self-test registers located in the LCU and SCU. Self-test bits are assigned functions which, in general, control data paths. Following the loading of the self-test register, a number of data paths have been closed, the net effect being that some

data (registers or test points) will be present at the parallel inputs of the B-register. A clock strobe is generated, loading the -register with whatever data is present and entry clearing the self-test register. The B-register is then compared with the expected results stored in the A-register through a compare instruction.

(2) Instruction TST2. A more extensive self-test is performed with this instruction. Up to 40 bits of self-test data are loaded into the self-test register. Self-test bits are assigned functions which, in general, control data paths.

Following the loading of the self-test register, a number of data paths will be closed, the net effect being that some data (registers and test points) may be present at the parallel inputs of the B-register. However, the self-test bits may also control logic not directly concerned with loading data into the B-register. Assuming that the Bregister is to be loaded, the loading takes place by a non-self-test instruction. In self-test 2 (TST2), the performance of certain regular instructions will cause data to appear at the inputs of the B-register, and will also initiate a load strobe to clock the B-register. The self-test register is then entirely cleared by the strobe. The B-register is compared with the expected results stored in the A-register by a compare instruction.

With instruction TST2, logic operations that do not require loading the B-register in parallel, may be controlled or simulated. In this case, a load strobe is not generated. Following whatever logic operation has been performed, the B-register will in general be loaded serially. The B-register is compared with the expected results by a compare instruction.

(3) Instruction TST3. The primary function of this instruction is to test the self-test register. The operand following the instruction consist of 72 bits arranged as 18 data characters. Data is loaded byte serially into the self-test register and the A-register simultaneously. After eight byte the A-register is loaded. However, shifting into the registers continue, with the least significant data being lost in the A-register. After shifting of the 10th byte, the self-test register is completely loaded. Beginning with the 11th byte, the output of the A-register and self-test register are compared, by an exclusive OR gate, bit serially. If a bit fails to compare, the TEST SET FAULT indicator lights, the tape reader stops, and the REGISTERS display shows the internal error

register by a numeric readout. The readout is then interpreted by referring to the troubleshooting charts to isolate the malfunctioning card in the self-test register.

(4) Instructions GSP3. This instruction verifies the gyro stabilized platform logic circuits located in the test set. When instruction GSP3 is used, the 100 k11z is checked, and the dynamic velocity pulse train generator is checked. During the test, the input/output complete line is checked to verify that the pulse occurs at the right time.

### **2-20.** Tape Control and Processing (fig. 5-7)

This logic provides for three functions; controlling the tape reader (TR), processing tape characters, and checking each tape character for

errors. Controls *on* the front panel of internal test panel, or an instruction from the program *tape*, determine the direction and speed of the TR. The tape error detection performs various checks of each tape character and group of characters (word) to insure the validity of the data from the TR. The tape character processing logic receives a Lest address (TA) instruction or data word, and processes the word accordingly.

a. Tape format. A tape character consists of one group of eight punched holes (bit positions) on the program tape. Tape characters are used to construct four types of program words. Bits 5 and 6 of each character define the type of word. The following chart illustrates the status of bits 5 and 6, and the number of tape characters for each program word.

Status of bits 5 and 6	Number of tape characters
5 6	2
5- 6	2
5- 6	1 to 7
5- 6	1
	<i>5</i> and 6  5 6  5- 6

The tape is programmed to provide the words in the following sequence: test address, instruction, data, and end-of-data. Checks are performed, during running of the tape, to insure the correct tape format. Bits 1 through 4 comprise the data portion of a pure binary character; bit 7 is used for a code delete; and bit X is the parity bit used to cause odd parity within a character. If the

total number of bits used in a character equals all even number (i.e., 4), bit 8 is pinched. The data portion of a character is utilized in constructing a word. The first character represents the last significant digit (LSD), and the following characters build up to the most significant digit (MSD) of the word. An illustration of the construction of a test address word follows.

		MSD	LSD	
	Bit 1	0	0	
	Bit 2	0	0	
Data portion	Bit 3	0	0	
•			Sprocket hole	
	Bit 4	0	0	
Test	Bit 5	0	0	
address code	Bit 6	0	0 Tape direction	
	Bit 7	0	0	
	Bit 8	0	0	

- Tape Reader Control. The TR can run forward, or reverse, at high or low speed. This capability is controlled by the TR control logic. The LCU front panel START push-button, in conjunction with the MODE switch, is used to start the tape. Depending on the position of the MODE switch (AUTO. MAJOR, or MINOR) at initialization, the TR either proceeds for-ward at low speed or begins a tape search operation. The AUTO position causes the entire test tape to be processed. The MAJOR and MINOR positions cause a tape search operation (for the selected major test) to be performed. During tape search. the TR is driven in the necessary direction and at the required speed, until the tape TA number equals the major test number selected on the front panel TEST NUMBER, /MAJOR SELECT thumbwheel (TW). That test (major) or tests (minor) are then performed. A tape search operation is also initiated upon receipt of a branch instruction from the tape (para 2-13). A sprocket strobe is generated in the TR control logic. During maintenance operations, logic is provided for controlling the TR from the internal test panel also.
- (1) Auto mode. Auto mode control logic enables tape run control logic, which provides input, control signals to the TR. Pressing the START pushbutton, causes a proceed signal to be applied to logic enabled by the auto mode c0ontlol. The tape run control provides the necessary signals for the TR to run forward at low speed(TEST NUMBER/MAJOR SELECT) thumbwheel are inhibited during auto mode). The TR is now under control of the program tape and runs as directed.
- (2) Major mode. Front panel TEST N[NII3ER/MIAJOR thumbwheel (TW) were used to manually select, the desired major test. Pressing the START push-button initiates a tape search operation. When the TA selected is higher than, the TA at which the tape is stopped, the T. will advance at high speed and overshoot the selected TA by approximately 5 inches of tape. The tape drive then reverses automatically, drives at high speed, and again overshoots the selected. TA by approximately 5 inches. The tape drive' advance-s the tape at low speed to the selected TA and he tape stops (fig. 2-27). If the T.A selected by the TW is less than the TA at which the tape is stopped, the TR will run in reverse at high speed, overshoot the selected TA by approximately


inches of tape, then run forward at low speed and stop at the selected TA.

*Example*: The test tape is stopped at TA = 40 and the selected address is TW = 50, the TR will advance at high speed and stop approximately 5 inches past TA = 50. The tape drive will reverse and rewind approximately 10 inches of test tape and stop. The tape drive will then advance at low speed until TW = TA = 50. If TA = 30 and TW = 20, the TR will run at high speed and reverse (rewind) and stop approximately 5 inches past TA = 20. The tape drive will then advance the test tape at low speed until TW = TA = 20.

The contents of the TA register represent the program tape major test number (BCD). The TW and TA numbers are compared to determine whether the TW number is less than, greater than, or equal to the TA number. If the TW number is greater than the TA number when the tape search start signal is received, the run and forward flip-flops are set (fig. 2-28). This condition causes the TR to run forward at high speed (phase 1). After receiving the next TA word, the TW and TA comparator is enabled. If the TW number is still greater, phase 1 continues. Due to the high speed of the TR, an overshoot occurs when a TW = TA (TR ready line) condition is detected. When the next TA number is received, the compare result strobe resets the forward flip-flop, causing high-speed reverse (phase 2) to be The overshoot recurs when a TW = TAcondition is detected a second time (reverse run), and sets the forward and low flip-flops initiating low-speed forward (phase 3). When the TW = TA condition is detected a third time, the tape search flip-flop is reset: the TR stops.

Pressing the START push-button causes the selected major test to be performed. The TR stops at the completion of the test. Pressing the START push-button again, causes the tape search and test operation to be repeated. If a different test number has not been entered via the TW, the same major test is performed. If the tape search was initiated by a branch instruction, the tape search continues until the tape-selected minor test is located (refer to (3) below).

(3) Minor mode. With the MODE switch set to MINOR, pressing the START push-button, and then the STOP/RESET push-button, causes a tape search operation to be performed as in the major mode. At completion of the tape search operation, the first minor test (00) of the selected






Figure 2-27. Tape direction, flow diagram.

major test (TW selected) is performed. The tape is stopped at the completion of the test, and the next minor test is initiated by pressing the START push-button. This action is continued until the last minor test has been completed. Pressing the START push-button, after completion of the last minor test, advances the tape to the next major test and at the completion of minor test 00, the tape stops.

- (4) Sprocket strobe generation. Each time a sprocket hole is detected, the TR applies a signal to the tape control logic. A pulse is generated and used as a timing signal by the tape control and processing logic.
- c. Tape Error Detection. li-process error checks are performed on each tape character received by the test set to insure the accuracy of each character read and transmitted by the TR. Tests performed check the horizontal and vertical parity, seventh-hole condition, format, buffer register, and tape character counter.

- (1) Horizontal parity check. This test is performed to check whether the total number of bits used in each character is an odd number. Signals representing each bit of a character are received from the buffer logic and decoded to determine the total number of bits. If the total equals an even number, a nogo signal is applied to the error detection logic.
- (2) Vertical parity check. An instruction to perform a vertical parity check is periodically received by the test set. This test verifies that the correct amount of bits have been processed over an extended period of time. The location of the instruction on the program tape is determined by the programmer. The instruction sets up control logic to test the state of the vertical parity register. The seven active tape bits (1, 2, 3, 4, 5, 6, and 8) cause their respective flip-flops to toggle, when that bit position is punched. The programmer decides what additional tape characters are required to put the flip-flops in the reset state.




Figure 2-28. Tape search, timing diagram.

- (3) Seventh-hole check. Logic is provided to detect a punched seventh-hole condition, which indicates an optional code delete.
- (4) Tape format cheek. The tape format logic receives tape data (bits 5 and 6) and determines the type of word (TA, instruction, data, or end-of-data) to be processed. After the type of word has been determined, related logic in the tape processing logic is enabled. Format checks are made to insure the correct amount of characters in program words (fig. 2-29).
- (5) Buffer register error check. This check is performed to determine whether the buffer register is functioning properly. Timing signals are received from the byte shift register, which causes
- bits 1 through 4 from the tape to be compared with the same bits as they are serially shifted out of the buffer register. For example, if the LSB loaded into buffer register is high, the first bit (LSB) shifted out is high. A comparison failure indicates a buffer register malfunction and causes the TEST SET FAULT indicator to light.
- (6) Tape character counter. A tape character counter is provided to check the quantity of characters in a minor test. This counter is incremented one count by the instruction bit time (IBT) and counts to a maximum of 1, 023. Completing a 1, 023 count indicates that an error exists and causes the TEST SET FAULT indicator to light. The counter is reset at the




Figure 2-29. Typical tape format check, timing diagram.

beginning of each minor test by the increment minor test counter instruction.

d. Tape Character Processing. Program words are received by the buffer logic and applied to logic pertaining to that type of word. TA words are applied' trough the TA register to the TR control logic, to be used during tape search operation. TA words are also applied to the test set front panel,: displaying the major test being performed. An instruction word is applied' through 'the 'instruction' register, td the instruction decoder, minor test' counter tape character. counter, and the stop control. A data word is applied directly from the buffer logic to the A-register.

(1). Buffer logic.: The buffer logic receives parallel data from the TR. Additional logic- is provided receive data from the internal test panel, and to display that data during maintenance operations. The buffer logic applies the data to the error de6ction logic, and to the

and instruction registers and the A-register. Depending on which register has been enabled by the tape format logic, the data is processed accordingly.

(2) Byte shift register (fig. 2-30). The byte register enables the sifting of the buffer, TA shift and interaction register, and the A-register, and controls the buffer register error check: The byte shift register contains four flip-flops (A, B, C; and D), and functions as a counter. At detection of a sprocket hole, the sprocket strobe causes the D-fib-flop to set for six phase S clock pulses. During this time, : A-, B-, and Cfib-flops set at each consecutive phase S clock pulse, then reset consecutively. The byte load pulse is generated when A-flip-flop sets, enabling the buffer register to be parallel loaded with data from the, tape. When the B-flip-flops sets, the shift four bits signal enables the buffer register to serially shift its contents into the TA or instruction registers or the A-register, and the buffer register error logic. At the sixth phase, clock pulse, the




Figure 2-30. Byte shift register, timing diagram.

D-flip-flop and the shift four bits signal are reset by the reset D signal. Data cannot be loaded into the buffer register until the next sprocket hole detection (next character).

- (3) TA register (fig. 2-31). Bits 5 and 6 (both true) of the TA word enable the TA register. Bits 1 through 4 of the tape character containing the LSD of the TA word, are parallel loaded into the buffer register. The buffer register serially shifts its contents to the LSD portion of the TA register, LSB first. When the second TA character is received, it is serially shifted into the MSD portion, MSB last. The contents of the TA register now comprise two BCD numbers which are converted, displayed on the front panel, and applied to the comparator logic (for tape search operation).
- (4) Instructions register (fig. 2-32). Upon completion of a TA word processing, bits 5 (true) and 6 (false) enable the instruction register. Bits 1 through 4 of the first instruction character are parallel loaded into the buffer register, then serially shifted into the instruction register, LSB first. Bits 1 through 4 of the second character are serially shifted into the instruction register, iNSB last. The contents of the instruction register are decoded, and the instruction is processed. The following chart illustrates the octal number, code, and function of each instruction.




Figure 2-31. Load test address register, data flow, block diagram.




Figure 2-32. Load instruction register, data flow block diagram.

Octal no.	Code	Function
110.		T drieden
000	General NOPE	Causes no test operation to occur. Used to cycle test set through instruction decode without a NCU/CIU test operation.
016	NOOP	Causes no test operation to occur. Used to cycle test set through instruction decode without a NCU/CIU test operation.
154	DNCU	Causes a latch to be set, which is AND-gated with the computer-power-on to energize the status indicator NCU. DNCU latch, with DCIU and DSTS latches, perform error checking to insure that the proper tape (computer, control-indicator, or self-test) is on the tape reader when the proper device is connected (computer, control-indicator, or self-test adapter) to the test set.
155 DCIU		Causes a latch to be set, which is AND-gated with the control-indicator-power-on to energize- the status indicator CIU, Error checking as in DNCU.
156 DSTS		Causes a latch to be set, which is AND-gated with the self-test-adapter-connected to energize- the status indicator SELF TEST. Error checking as in DNCU.
112 EOTF		Causes a flip-flop to be set, which inhibits any forward-run command to the tape reader. (EOTF flip-flop allows display of GO or NO GO lights at end-of-tape if MODE switch is at AUTO). Following EOTF instruction, if an auto mode, pressing STOP/RESET push-button will cause tape to search to major 00. (If START push-button is pressed, nothing will happen and the STOP/RESET push-button must be pressed twice.) If in major mode, the same operation will occur except a tape search to the thumbwheel will be initiated. When in the auto mode, the GO indicator will light at end-of-tape only if the tape ran through a TA of 00, MODE switch was left at AUTO, and the NO GO indicator did not light. If these conditions have not been met, the NO GO indicator will light at end-of-tape and auto mode.
107	EMJT	Causes tape to stop if MODE switch is at MAJOR.
177	INCM	Generates a pulse which increments the minor test counter displayed on test set LCU front panel. This pulse also resets the tape character counter to a one. This is the only instruction that is performed in branch mode.
111	STOP	Causes tape to stop; REGISTERS display is blank.
157	SDRG	Causes tape to stop; NO GO indicator lights and C-register is displayed in REGISTERS display.
013	Test LDAB	Causes the transfer of 32 bits of data from A- to B-register after reading the end-of-data character. A-register remains unchanged. If one or more data characters follow the second instruction character, the A-register is cleared and then loaded with whatever data comes from tape, prior to the end-of-data character. This instruction causes four MSB of the B-register to biz ')3Jdod with a hex-A (1010), following the shift.  2-41

Octal no.	Code	Function
003	СМАВ	Causes the comparison (logical-exclusive OR) of 32 bits of A- and B-register s to be loaded into the C-register after reading the end-of-data character. A- and B-registers remain unchanged. If a data character follows the second instruction character, the A-register is entirely cleared and then loaded with whatever data comes from tape, prior to the end-of-data character. If any bit fails to compare, the no-go flag is set. No-go flag was reset at start of instruction. The four MSB of A-register must be loaded from the tape with a hex-A (91010) to insure the A register is not programmed to saturate. Prior to this instruction, the four MSB of B-register will have been loaded with a hex-A (1010) by various instructions, to insure that B-register is not saturated. Four MSB of C-register should always be 0 after this instruction.
012	AANC	Causes the logical AND of 32 bits of A- and C-registers to be loaded into B- and C-registers after reading the end-of-data character. A-register remains unchained. If a data character follows the second instruction character, the A-register is entirely cleared and then loaded with whatever data comes from tape, prior to the end-of-data character. If any true bit is loaded in C-register, the no-fla5 is set. No-go flag was reset at start of instruction. This instruction causes four .ISB of the B-register to be loaded with hex-A (1010), following AND.
022	Branch UNBR	Causes test set to enter tape search mode and branch mode following The end-of-data character. Data loaded into A-register consists of major and minor numbers to which a branch is desired. If the major test number in A-register Is greater than the current major test number, tape reader runs forward. If less, tape reader runs in reverse direction. During tape search, tape runs at high speed- When a correct camper of the current major test number and the desired major test number occurs, tape search mode is terminated. Test set remains in branch mode and runs at low spread, ignoring all instructions but INCM, increment minor counter. unit a correct minor test compare occurs. Then branch mode is terminated and normal instruction execution returns. Branch mode may be terminated by pressing STOP/RESET push-button.
023	BRMJ	Causes test set to enter branch mode following end-of-data character In addition, tape search mode (reverse) is entered simultaneously if the desired minor test is less than or equals the current minor test. (See UNBR for tape search operation.) Only the desired minor test need be loaded into A-register, since the current major test number is in the major test register. If the desired minor test is greater than the current minor test, tape search is not entered, the tape continuing to run at low speed (forward) until the desired minor test is located, then branch mode is terminated and normal instruction execution returns.
024	BRNO	Causes test set to enter tape search mode and branch mode following, end-of-data character if the no-go flag is set. See UNBR for further operation. 'he data loaded into A-register following this instruction will he loaded as "long data" If the n0o-e flag is not set, and as "short data" if the no-go flea is set.
025	BNMIJ	Causes test set to enter branch mode 'following and-of-data character if the n0-go flag is set. See BRMJ for further operation. The data loaded into A-register followin g this instruction will be loaded as "long data" if the no-go flag is not set, and as "short data" if the no-go flag is set.
120	Computer interface GINT	Causes either one or both interrupt request flip-flops to be se', according, so ant' byte of data loaded into the A-register. The request remains until the interrupt at ' <niwledgc. computer.<="" from="" is="" received="" signal="" td="" the=""></niwledgc.>
117	RSET	Causes the generation of a computer reset signal. If the computer clock i1, on, the reset signal will last long enough for the computer to begin a reset cycle If the computer clock is off, (i.e., single clock mode), the computer reset signal will remain computer clock is tuned on for least one clock.  2-42

Octol		
Octal no.	Code	Function
115	RCPC	Causes the computer clock to be turned on for an indefinite period of time. Clock may be stopped by either computer program or test set program control.
11	4RCNC	Causes the computer clock to be turned on for N (001 to 999) clocks conditionally. If, during the last nine counts of N, a memory cycle is begun, the clocks are stopped immediately.
113	RCNU	Causes the computer clock to be turned on for exactly N (001 to 999) clocks. If, during the last nine counts of N, a memory cycle is begun, the memory inhibit signal is activated for the duration of the remaining clocks.
116	STCL Input/ output interface	Causes computer clock to stop immediately after the second instruction character is read.
010	DEIP	Operates on the assumption that prior to the occurrence of end-of-data character, the computer program has performed DEIP instruction. With this condition met, the end-of-data character initiates the serial shift of the 28 low-order bits of the A-register to the EB, It is assumed that the 28 bits were loaded from tape previous to the end-of-data character; however, it is not a requirement. A-register remains unchanged.
004	RMBA CIU	Causes the computer MB register (via NAD lines) to be read in parallel into the A-register, right justified, following the end-of-data character.
001	interface CIU	Requires 32 bits of data to be loaded into A-register from tape. Following the end-of-data character, serial shift of the A-register to the control-indicator is initiated.
002	CIU2	Requires four bits of data, address information, to be loaded into A-register from tape. The four address bits are shifted to the control-indicator following the end-of-data character. After the fourth bit is transmitted, the B-register is shifted for 28 bit-times, open ended. The control-indicator either receives or sends 28 bits of information, depending upon whether the fourth address bit is a 0 or a 1, respectively. This instruction causes the B-register to be loaded with a hex-A (1010) in the four MSB, following the shift.
130	CIU3 Platform	Causes a latch to be set which supplies a ground signal to the control-indicator MODE switch wiper. Position of the MODE switch is now displayed in the REGISTERS display. The nine right-most digits correspond to the nine positions of the MODE switch. Active display condition will be an eight; inactive, either a blank or zero. This instruction will normally be followed by a stop instruction.
035	interface GSP1	Verifies that the proper incremental platform angles are developed on tray 4 of the computer.
036	GSP2	Determines the capability of tray 4 to count incremental velocity pulses.
037	GSP3	Checks the operation of the self-test features that enable the AV registers to count torquing pulses.
026	Flags SIOC	Sets I/O complete
027	RIOC	Resets I/O complete
030	SSIO	Sets serial I/O control
031	RSIO	Resets serial I/O control

Octal no.	Code	Function
	0015	
032	SSID	Sets serial input data
033	RSID	Resets serial input data
122	SINM	Sets inhibit memory control
123	RINM	Resets inhibit memory control
131	SINP	Sets inhibit proceed
132	RINP	Resets exhibit proceed
i 33	SCWM	Sets clear-write memory
1:3-1	RC	Resets clear-write memory
135	SIIC	Sets inhibit increment CP
136	RIIC	Resets inhibit increment CP
137	SINC	Sets initiate instruction cycle
140	RINC	Resets initiate instruction cycle
141	SICP	Sets increment CP
142  160 161 162 172 166 167 171  173 170  175 175I  165 1633 164 017 174 125	RICP Read- Compare RCAA RCAA RCAQ RCCA RCCE RCCI RCCM  RCEA RCEA RCEB RCFM TCFM  RCMA RCMB RCCP RCPJ RCXM RCW1	Sets a latch immediately (any instruction) Control logic waits until a data character is programmed after the instruction. The A-register is then cleared and loaded with tape data. If a data character is not programmed, A-register remains unchanged. Following the end-of-data character, the desired computer register is parallel loaded into the B-register and compared with the contents of the A-register, the result being loaded in C-register. If any bit fails to compare, the no-go flag is set. The no-go flag was reset at the beginning of Destruction. These instructions cause B-register to be loaded with a hex-A (1010) at the tune of the read.  To achieve a true compare, A-register should be loaded with a hex-A (1010) in the four MSI'
		2-44

2-44

Octal no.	Code	Function
126	RCW2	
127	RCW3	
176	RCEX	
020	RCDW	(Refer to pace 2-414)
124	RCM1	
021	RCM2	
007	Load LACW	Causes data loaded in the A-register to be transferred to B-register. The B-register is then gated to analog channel control logic, permitting the testing of computer analog channels. If data characters are not programmed, the A-register data is not transferred to the B-register and B-register is not Gated to analog channel control logic.
014	LQJD	Causes three bits of data loaded in 'he A-register to be transferred to a holding register, which applies address information to the three QJDXX lines The holding register will be cleared after three phase C clocks, which may be under program control when this instruction is performed
144	LDCAX	Causes a clear and load operation to be performed on the specified computer register. Data is
145	LDCE	loaded in parallel.
146	LDCI	
147	LDCM	
143	LDCP	
151	LDMB	
152	LXMB	Causes a clear and load operation to be performed on the computer MB register, via the XMBXX lines. Data is loaded in parallel.
034	LDSI	Causes data in A-register to be loaded into the discrete input holding register Signals from the holding register supply levels to the computer which simulate all of the system discrete.
100	Memory MFIL	Sets up control logic to fill or verify a block of memory (up to 1, 024 words). First operand loaded into the A-register is the starting CP address, which is loaded into the computer CP register following the first end-of-data character. Simultaneously, the computer CM register is loaded with count S, in preparation for a memory cycle. The following operands, loaded into the A-register from tape, are memory data. Memory fill operation will be described prior to memory verify. During memory fill, A-register data is loaded in parallel into the MB register. A clear-write memory cycle is initiated to write the data into the location specified by the CP register. The CP register is then incremented one count, another operand enters the A-register from tape and is loaded into he NIB register. and another memory cycle is initiated. Similar operations continue until a SMFL instruction is performed. During memory verify, following the loading of the Aregister, a read-restore memory cycle is initiated which transfers memory data into the NIB register. The MB register is then loaded into the B-register and compared (logical-exclusive OR) to A-register data. Following the compare, a second read-restore is initiated This is to verify the first restore operation. The MB register is again loaded into the B-register and a second compare is made. If the compare fails, the no-go flag is set and the tape stops. The current value of CP register will be in the REGISTERS display. If the STOP/RESET push-button is pressed, the display will show the C-register, which contains the result of the compare. If a failure does not occur, the CP register is incremented one count, another operand enters the A-register, two read-restore-and-compare cycles are performed. Similar operations continue until a SMFL instruction is performed.
	1	2-45

Octal no.	Code	Function
110	HMFL	Same as MFIL, however, tape runs at high speed. Used for loading large blocks of data.
101	SMFL	Causes either a memory fill or memory verify mode to be terminated immediately. Tape reader continues to run, but shift to low speed.
102	SLMA	Causes first operand (memory address) loaded into the A-register to be loaded into the CP register, following the first end-of-data character. Simultaneously, the CM register is loaded with count 8 in preparation for a memory cycle.  A second operand may follow the first end-of-data character. Following the second end-of-data character, the A-register is loaded in parallel into the MB register and a clear-write memory and is initiated to write the data into the location appointed by the CR register.
153	SLMC	cycle is initiated to write the data into the location specified by the CP register.  Causes first operand (memory address) loaded into the A-register to be loaded into the C-register ,following the first end-of data character. Simultaneously, the CM register is loaded with count 8 in preparation for a memory cycle. A second end-of data character, which must follow the first, causes the C-register to be loaded in parallel into the MB register, and a clear-write memory cycle to be initiated to write the data into the location specified by the CP register.
104 SREM	Causes opera	nd (memory address) loaded into the A-register to be loaded into CP register, following the end-of-data character. Simultaneously, the CM register is loaded with count 8 in preparation for a memory cycle. After the CP and CM registers have been initialized, a read-restore memory cycle is initiated to read memory data from the location specified by
105 LVWC	Causes first o	CP register into the MB register.  Derand (memory address) loaded into the A-register to be loaded into the CP register, following the first end-of-data character. simultaneously, the CM register is loaded with count 8 in preparation for a memory cycle. The second operand must be programmed an alternating 1-0 pattern. Following the second end-of-data character, the tape reader is stopped and the A-register loaded in parallel into the MB register. A de-write memory cycle is initiated to write the data into the location specified by the CP register. The CP register is then incremented one count, A-register is shifted right (end around) one bit, and another clear-write memory cycle is initiated. similar operations continue until the 10 low- order bit of the CP register are saturated, signifying that a 1,024-word block of memory has been loaded. Verification of the loaded data now begins. The CP register has been cleared. A read-restore memory cycle is Initiated to read the data from the location specified by the CP register into the MB register. The MB register is then loaded into B-register and compared (logical-exclusive OR) to data remaining in A-register. A second read-restore cycle is initiated, to check the first restore, and is then followed by a compare. If any comparison fail, the no-go flag is set and remains set. Following the two compares, the CP register is incremented one count and A-register is shifted right (end around) one bit. Similar operations continue until the 10 low-order bits of the CP register are saturated, signifying that a 1,024-word block has been verified. The tape reader is restarted, and the program checks, via a branch (BRNO or BNMJ), whether the no-go flag was set.
106	MVET	Causes tape reader to go into tape search mode for major test address 00. Within this major test and subsequent major tests, it is assumed there are MFIL instructions. However, the MVET instruction causes the MFIL instruction to operate in memory verify, rather than memory fill mode. After the MVET instruction is read a second time, an automatic tape rewind is performed.
005 TST1	Test Requires the I	pading of up to 40 bits of self-test data into a self-test register located in the LCU and SCU. Self-test bits are assigned functions which in general control data paths. Following the loading of the self-test register, a number of data paths have been closed, the net effect being that some data (registers or test point) will be present at the parallel input of the B-register. A clock strobe is produced, loading the B-register with whatever data was present, and clearing the self-test register. The B-register may now be compared with the expected result, via the CMAB instruction.

Octal	0.4	
no.	Code	Function
006	TST2	Requires the loading of up to 40 bits of self-test data into a self-test register located in the LCU and SCU. Self-test bits are assigned functions which in general control data paths. Following the loading of the self-test register, a number of data paths have been closed, the net effect being that some data (registers or test points) may be present at the parallel inputs of the B-register. The self-test bits, in self-test mode 2, may also control logic not directly concerned with loading data into the B-register. Assuming, first, that the B-register is to be loaded, the loading takes place by a non-self-test instruction being performed. In self-test mode 2, the performance of certain register instructions will cause data to appear at the inputs of the B-register, and will also initiate a load strobe to clock the B-register. The self-test register will be cleared by the strobe. The B-register may now be compared with the expected result, via the CMAB instruction. Self-test mode 2 may also control or simulate logic operations that do not require the B-register being loaded in parallel. In this case, a load strobe is not generated. Following whatever logic operation is performed, the B-register will in general be loaded serially. The B-register may now be compared with the expected result, via the CMAB instruction.
103	TST3	Causes the self-test of the self-test register. The operand following the instruction will consist of 72 bits, arranged as 18 data characters. The data will be loaded byte se rially into the self-test register and the A-register simultaneously. After eight bytes (data characters), the A-register is loaded. Shifting continues, however, with the least significant data being lost. At the completion of the 10th byte, the self-test register is loaded. Beginning with the 11th byte, the output of the A-register and self-test register are compared (logical-exclusive OR) bit serially. If any bit fails to compare, the TEST SET FAULT indicator lights, the tape reader sops, and the REGISTERS display shows the internal error register. The display can be interpreted by referring to TM 11-6625-2441-12, and should indicate that the error is in the self-test register.
121	EVPC	Sets up control logic to test the state of the vertical party register, following the end-of-data character. Each of the seven active tape channels (1, 2, 3, 4, 5, 6, 8) cause its respective flip-flop, in the vertical parity register, to toggle each time the channel is in the true state. The tape assembler program keeps track of the parity of each channel. When an EVPC instruction is programmed, the assembler decides what additional tape character, either data or end-of-data, is required to cause the vertical parity register to reach the 0000000 state following the end-of-data character. The register is checked, and if not all O's, the TEST SET FAULT indicator lights, the tape stops, and the REGISTERS display shows the internal error register. The display should indicate that a vertical parity error exists.

(5) Data word A data word, consisting of 1 to 28 bits, is applied directly to the A-register to be processed per the preceding instruction. At the end of the data word, an end-of-data pulse is generated and the instruction is processed.

(6) Minor test counter. This counter provides the number of the minor test for display. The counter is incremented one count by an increment minor test counter instruction, and resets at the beginning of a major test.

### 2-21. Program Listing

The program listing, appendix B, is a graphic presentation of the self-test program tape. Correlation between the test set TEST NUMBER MAJOR MINOR indicator and the listing will provide information such as test description, test

### **CHAPTER 3**

### **GENERAL SUPPORT MAINTENANCE**

### Section I. GENERAL

### 3-1. Scope

General support maintenance includes troubleshooting and removal and replacement procedure for the test set. Troubleshooting procedure include charts for troubleshooting and resistance measurements. Removal and replacement procedures are for discrete components an' assemblies of the test set. In the removal an( replacement procedures, when full reference

designations are used in paragraph headings, references to the same item within that paragraph will be abbreviated.

### 3-2. Test Equipment, Tools, and Materials Required

a. Test Equipment. The following chart lists all test equipment essential for troubleshooting the test set.

Item	Manufacturer and part no.	Use
Voltmeter (DVM) Oscilloscope AN/USM-281A (with Plug-In Units PL1186/USM-281A and PL-1187/USM-281A).	Non Linear Systems Model X-2	Verifying predetermined voltage measurements. Displaying test signal waveforms; measuring frequency and voltage.
Tape Reader AN/USA-34.		Transferring information from the diagnostic and test tapes to the test set.
Multimeter AN/USM-223.		Checking voltages, continuity.  and resistance during trouble- shooting.

b. Tools. The following tools are essential for maintenance of the test set.

Item	Manufacturer and part no.	Use
Too] kits TK-100/G, TK-105/G, and TK-90/G.	,	Providing tools for general use.
Crimping tool.	Daniels MH750	Attaching wire to replacement pins for Bendix and Hughes type connectors.
Termi-Point service tool.	AMP 69535	Attaching wires to AIP type connector pins using clips.

Itern		Manufacturer and part no.	Use
	Mandrel.	AMP 69545-1	Used with Term-Point service tool to accommodate 2n-gage wire_ and AMP 67042-2 clips.
	Extractor-locator tool.	AMP 69357-5.	Removing clips from damaged  AMP type connector pins, re- locating clips and wares still  attached to connector pins.
	Pull test tool.	AMP 69358-6.	Inspecting Term-Point Terminations.
	Removal tools.	Bendix 11-8675-16, 11 -867 5 -20, 11-8675-22, 11 -8675-24	Removing damaged pins from Bendix type connectors.
	Insertion tools	Bendix 11-8674-16, ) 11 -8674 -20, 11-8674 -222, 11 -8674 -24	Inserting replacement pins in Bendix type connectors.
	Contact locator heads.	Bendix 11-8673-4, . 11-8673-6, > 11-8673-7)	Used in conjunction with  Bendix removal and insertion tools (installed in crimping tool M3H750).
	Torque wrench.	Torque Controls, Inc. Kit 2.	Torquing of hardware.
	Insertion tool,	Hughes TW0221TOOO.	Inserting replacement pins in Hughes type connectors.
т.	Removal tool.	Hughes Hughes type connectors.	Removing damaged pins from
	wire stripper.	GGG-S-793A.	Stripping insulation from wires.
	Wire stripper. Model 100.	K. Miller	Trimming wire, for use wit]h ' termi- Point service tool.
	Heat gun.	Master Appliance HG-751J.	Shrinking heat-shrinkable sleevin4.

### c. materials. The following materials are essential for maintenance of the test set.

ltem	FSN	Use
Cleaning compound.	7930-395-9542.	Cleaning solder connections.
Lint-free cloth.	8305-170-5062.	Cleaning equipment.
Camel's hair brush (commercial).		Cleaning solder connections.
Acetone (0-A-51D).		Cleaning mechanical parts.
Insulation sleeving, electrical, heat- shrinkable (MIL-I-23053).		Providing electrical isolation between connector pins; supporting small-gage wires.

Item	FSN	Use
Sealant, grade C (Loctite, MIL-S-22473).		Locking (liquid used in lieu of mechanical locking device).
Perchloroethylene (commercial).		Cleaning electrical parts.
Freon (PCA).		Removing residue left by other cleaning compounds

### SECTION II. TROUBLESHOOTING

### 3-3. Troubleshooting Procedures

Troubleshooting the test set at general support maintenance is a continuation of the organizational maintenance troubleshooting procedures contained in TM 11-6625-2441-12. Since all plugging modules, indicator lamps, and switch knobs are replaced at organizational maintenance, the general support maintenance troubleshooting chart isolates malfunctions to discrete components and cables. The sequence numbers in the troubleshooting chart are keyed to the sequence numbers in the daily preventive maintenance checks and services chart in TM 11-6625-2441-12. The Corrective action column lists discrete components

which could cause the trouble indication. In all tests, the possibility of intermittent troubles should not be overlooked. If this type of trouble is present, it may be made to appear by tapping or jarring the equipment. Make a close inspection of the wiring and connections in the units of the test set. Continuity and resistance measurements, referenced to the wire and circuit lists in appendix C, volume 2 and various figures in chapter 5, should be used to locate faulty wiring and connections. Upon completion of repairs, perform the self-test procedures in TM 11-6625-2441-12. The self test program listing may be used as an aid in following the operation of the self-test tape.

### 3-4. Troubleshooting Chart

Step no.	Trouble symptom	Procedure trouble	Corrective action
3	Switch does not work smoothly	Faulty switch	Replace switch (para 3-7, 3-8, 3-18, 3-29, 3-32, 3-33, or 3-35)
4	Trouble symptoms are as follows:		
	a. SCU blowers not operating.	<ul> <li>a. Probable troubles are as follows:</li> <li>(1) Faulty blower 2AlBI, B2, or B3.</li> <li>(2) Faulty capacitor 2A1 C1, C3, or C4.</li> <li>(3) Faulty hybrid 2A1HY2</li> <li>(4) Faulty circuit breaker 2A1CB4.</li> </ul>	<ul> <li>a. Corrective actions are as follows:</li> <li>(1) Replace blower 2AIBI, B2, or B3 (para 3-14 and 3-15).</li> <li>(2) Replace capacitor 2AICI, C3, or C4 (para 3-16)</li> <li>(3) Higher level of maintenance.</li> <li>(4) Replace circuit breaker 2A1CB4 (para 3-13).</li> </ul>
	b. LCU blowers not operating.	<ul><li>b. Probable troubles are as follows:</li><li>(1) Faulty blower 1A1B1 or B2.or</li></ul>	<ul><li>b. Corrective actions are as follows:</li><li>(1) Replace blower IAIBI B2 (para 3-38).</li></ul>

Step no.	Trouble symptom	Procedure trouble	Corrective action
		(2) Faulty capacitor 1A1 C1 or C2.	(2) Replace capacitor IAIC1 or C2 (para 3-39).
		(3) Faulty hybrid 2A1HY1	.(3) Higher level of mainte-
		(4) Faulty circuit breaker 2A1CB4.	nance. (4) Replace circuit breaker 2A1CB4 (para 3-13).
	c. POWER PRIMARY indicator does not light	c. Faulty indicator assembly .2AIDS5 or capacitor	c. Replace indicator assembly 2A1C2.2AIDS5 (para 3-6) or capacitor 2A1C2 (para 3-16)
ļ	d. POWER AC indicator dose not light	d. Probable troubles are as .follows:	d. Corrective actions are as follows:
	not light	(1) Faulty indicator assembly 2AIDS4.bly	(1) Replace indicator assem- 2AIDS4 (para 3-6).
		(2) Faulty POWER AC switch 2A1S3	(2) Replace switch 2A1S3 .(para 3-18).
5	Trouble symptoms are as follows:		
	a. POWER TEST SET indicator a. Pro does not light.	bable troubles are as follows: (1) Faulty indicator assembly 1A1A5DS11.bly	a. Corrective actions are as follows:     (1) Replace indicator assem-1A1A5DS11.
		(2) Faulty TEST SET switch 1A1A5S7.	(2) Replace switch IAIA5S7 (para 3-32).
	b. TEST NUMBER indicator b. Pro does not display MAJOR 00 MINOR 00 and REGISTERS display is not blank	bable troubles are as follows: (1) Faulty TEST NUMBER .indicator assembly(s) 1A1A5DS8A through 1A1A5DS8D.	<ul> <li>b. Corrective actions are as follows:</li> <li>(1) Replace indicator assembly(s) IAIA5DSSA through 1A1A5DS8D (para 3-30).</li> </ul>
		(2) Faulty REGISTERS dis- play indicator assembly(s) 1A1A5DS7A through 1AIA5DS7L.	(2) Replace indicator assembly(s) 1AIA5DS7A through I1AA5DS7L (para 3-30).
	c. Tape drives off reel in forward direction.	c. Faulty START switch 1A1A5S2	c. Replace switch IAIA5S2 (para 3-29).
	d. Tape drives off reel in reverse direction.	d. Faulty component board 2A1A4.2A1A4	d. Replace component board (para 3-17).
	e. Tape drives in forward or reverse direction and stops.	e. Faulty component board 2A1A4.2A1A4	e. Replace component board (para 3-17).
6	Any or all SCU indicators do not	Probable troubles are as follows:	Corrective actions are as follows:
	light.	(1) Faulty LAMP TEST switch 2A1S2.	(1) Replace switch 2A1S2 (para 3-8).
		(2) Faulty SCU indicator as sembly(s).assembly(s)	-(2) Replace SCU indicator (para 3-6).
		(3) Faulty component board 2A1A4.2A1A4	(3) Replace component board (para 3-17).

Step no.	Trouble symptom	Procedure trouble	Corrective action
7	Trouble symptoms are as follows:		
	Any or all LCU indicators do not light.	<ul> <li>a. Probable troubles are as follows:</li> <li>(1) Faulty LAMP TEST switch 1A1A5S8.</li> <li>(2) Faulty LCU indicator assembly(s).assembly(s)</li> </ul>	<ul> <li>a. Corrective actions are as follows: <ul> <li>(1) Replace switch IAIA5S8</li> <li>(para 3-29).</li> </ul> </li> <li>(2) Replace LCU indicator (para 3-28).</li> </ul>
	b. REGISTERS display does not indicate all 8's.	b. Faulty REGISTERS display indicator assembly(s) 1A1A5DS7A through 1A1A5DS7L.	b. Replace indicator assembly(s) 1A1A5DS7A through 1A1A5DS7L (para 3-30).
	c. REGISTERS display is c. Fau blank and TEST NUMBER indicator displays MAJOR 00 MINOR 00.	lty component board 2A1A4.2A1A4	c. Replace component board (para 3-17).
8	Any or all voltages not present	Faulty VOLTAGE MONITOR or not as specified.	Replace switch 2A1SI (para switch 2A1S1.3-37).
9	Trouble symptoms are as follows:		
	a NCU POWER 115 VAC, 400 Hz indicator does not	<ul> <li>Faulty NCU POWER 115</li> <li>VAC, 400 Hz circuit breaker</li> <li>light.</li> </ul>	<ul><li>a. Replace circuit breaker</li><li>2AICB1 (para 3-13).</li><li>2AICB1.</li></ul>
	b. Oscilloscope indication not as specified or not present (73.6 (±7.4)V p-p).	<ul> <li>b. Probable troubles are as follows:</li> <li>(1) Faulty SCU NCU POWER     115 VAC, 400 Hz circuit2AlCB1     breaker 2A1CB1.</li> <li>(2) Faulty VOLTAGE MONI-     TOR switch 2A1S1.</li> <li>(3) Faulty transformer 2AITI.     2A1T1</li> </ul>	<ul> <li>b. Corrective actions are as follows: <ul> <li>(1) Replace circuit breaker (para 3-13).</li> </ul> </li> <li>(2) Replace switch 2A1S1 (para 3-7).</li> <li>(3) Replace transformer (para 3-20).</li> </ul>
	c. NCU POWER 28 VDC indi- cator does not light.	c. Faulty NCU POWER 28 VDC circuit breaker 2A1CB2.2A1CB2	c. Replace circuit breaker (para 3-13).
	d. DVM indication not and. specified .switch	d. Faulty VOLTAGE MONITOR 2AIS1	d. Replace switch 2A1SI .(para 3-7).
10	Trouble symptoms are as follows:		
	a. CIU POWER 28 VDC indicator does not light.	a. Probable troubles are as follows:	a. Corrective actions are as follows:
		<ul><li>(1) Faulty component board 2A1A4.2A1A4</li><li>(2) Faulty CIU POWER 28 VDC circuit breaker2A1CB3 2A1CB3.</li></ul>	<ul><li>(1) Replace component board (para 3-17).</li><li>(2) Replace circuit breaker (para 3-13).</li></ul>
	b. DVM indication not as specified.	b. Faulty VOLTAGE MONI- TOR switch 2AISI.	b. Replace switch 2AIS1 (para 3-7).
		3-5	

Step no.	Trouble symptom		Procedure trouble	Corrective action
11	Trouble symptoms are as follows:			
	a. Tape does not drive		troubles are as  ment of card A (25, 29) did not trouble, probable is faulty oscillator	<ul><li>a. Corrective actions are as follows:</li><li>(1) Replace oscillator 1A1Y1 (para 3-40),</li></ul>
		not corr probabl STOP/F	ment of card A (8, 16, 17) did rect trouble, e trouble is faulty RESET push- switch 1 A1 A5S3.	(2) Replace switch iAIA5S3 (para 3-29).
		(3) If replace 1A1A2/ not corr probabl SCU ca (4) If replace 1A1A1/ 20, 22) trouble, is STAF	ment of card A (23, 24, 25) did ect trouble, e trouble is LCU/	<ul> <li>(3) Check continuity (para 3-5, fig. 5-8 or 5-9) and replace faulty cable or connector (para 3-41 through 3-47)).</li> <li>(4) Replace switch 2A1A5S2 (para 3-29).</li> </ul>
	b. TEST NUMBER minor indi- cator steps correctly but REGISTERS display is not as specified.	b. Faulty SC	CUILCU cables.	b. Check continuity (para 3-5, fig. 5-8 or 5 -9) and replace faulty cable or connector (para 3-41 through 3-47).
	c. TEST NUMBER indicator and REGISTERS display step cor- rectly but when tape stops, in- dications are not as specified.		ST NUIBER indi- ssembly IAIA5DS8C	c. Replace indicator assembly 1A1A5DS8C or D (para 3-30).
14	TEST NUMBER indication not as specified.		NUMBER indicator oly IAIA5DS8C or D.	Replace indicator assembly IAIA5DSSC or D (para 3-30).
16	Tape does not drive.	Faulty STOF	P/RESET switch	Replace switch 1A1A5S3 (para
	Adapter, Self Test MS-8586/ ASM		D 11	
	Continuity and Resistance Meas (fig. 3-1 and 5-8)	surements	Resistor	Value (ohms)
			R1	200
Refer to	figure 3-1 for location and referen	20	A1R2 A1 R3	300 100
	ions of the self-test adapter resisto		A1R3 A1R4	1, 000
	Use the test equipment specified		A1R5	47, 000
3-2 for m	easurement of resistive loads The		A1R6	4, 000
chart lists	s the resistors and values.		A1R7	4, 000
			A1R8	2, 000

Resistor	value (ohms)	AIR12	2,000
		AIR13	680
AiR8	2,000	AIR14	300
AIR9	2,000	AIR15	2,490
AiR10	2,000	AIR16	2,490
AIR11	2,000	AIR17	100




Figure 3-1. Adapter, Self Test MXI-8586/ASMf-386, resistor location diagram.

### Section III. REMOVAL AND REPLACEMENT

## 3-6. Removal and Replacement of Indicators 2AIDSI through 2AIDS9

(fig. 3-2)

The following removal and replacement procedures apply to DS1 through DS5 (front panel) and DS6 through DS9 (test panel).

### a. Removal

(1) Loosen 12 stud nuts (1) that secure chassis assembly (2) to combination case.

### NOTE

Card cages 2AIAI and 2A1A2 are connected mechanically. Captive screws on both card cages must be loosened and card cages opened together

- (2) Loosen required number of captive screws (3) that secure card cage(s) (4) to chassis assembly (2) and swing card cage(s) open.
- (3) Tag and unsolder wires from terminals of faulty indicator.
- (4) Remove nut (5) and lockwasher (6); remove indicator (7) and 0-ring (8) from front panel (9) or test panel (62).

### b. Replacement

- (1) Attach 0-ring (8) and indicator (7) to front panel (9) or test panel (62) with lockwasher (6) and nut (5).
- (2) Solder tagged wires to proper terminals of replacement indicator.




Figure 3-20 (1). Signal Conditioning Unit TS-2913/ASM-386, exploded view (part 1 of 3)

1	Stud nut (12)	20	Screw (4)	38	Emi gasket
2	Chassis assembly	21	Lockwasher (4)	39	Screw (4)
3	Captive screw (6)	22	flatwasher (4)	40	Filter 2À1J1
4	Card cage (3)	23	Elapsed-time meter (2; 2A1M1,	41	Emi gasket
5	Nut (9)		IAIA5MI)	42	Boot (4)
6	Lockwasher (9)	24	Emi gasket (2)	43	Boot adapter (4)
7	Indicator (9, 2AIDS1 through	25	Screw (40)	44	Keywasher (4)
2	AIDS9	26	Nut (40)	45 (	Circuit breaker (4, 2AICB1 through
8	0-ring (9)	27	Nut (40)		2A1CB4)
9	Front panel	28	Connectors (10, 2A1J3 through	46	Screw (4
10	Setscrew (2)		2A1J2)	47	Lockwasher
11	Knob	29	Emi gasket (10)	48	flatwasher (4)
12	Nut	30	Nt (2	49	Protection plate
13	Lockwasher	31	Lockwasher (2)	50	Spacer (4)
14	Switch 2A1S1	32	Flatwasher (2)	51	Air inlet duct cover
15	Keywasher	33	Screw (2)	52	Screw (3)
16	Nut	34	Flatwasher (2)	53	Lockwasher (3)
17	Lockwasher	35	Filter support bracket	54	flatwasher (3)
18	Flatwasher	36	Screw (4)	55	Blower 2A1Br
19	Switch 2A1S2	37	Filter 2A1J2	56	Air inlet duct





Figure 3-2 (2). Signal Conditioning Unit TS-2913/ASM-386, exploded view (part 2 of 3)

57	Screw (6)	75	Boot (4)	93	Locknut (4)
58	Flatwasher (6)	76	Switch (4, 2A1S3 through	94	Flatwasher (4)
59	Nut (6)		2A1S6)	95	Transformer 2AITI
60	Flatwasher (6)	77	Nut (4)	96	Screw
61	Cleat (6)	78	Lockwasher (4)	97	Locknut
62	Screw (6)	79	Keywasher (4)	98	Lockwasher
63	Flatwasher (6)	80	Test panel	99	Flatwasher
64	Blower (2, 2A1B2 and	81	Nut (51)	100	Reactor 2AILI
2A	1B3)	82	Lockwasher (51)	101	Screw (4)
65	Screw (4)	83	Test point connector (51, 2AlJ13 through	102	Locknut (4)
66	Lockwasher (4)		2A1J63)	103	Flatwasher (4)
67	Flatwasher (4)	84	Screw (6)	104	Terminal board 2A1TB1
68	Cover	85	Flatwasher (6)	105	Marker strip
69	Capacitor (4, 2AICI through	86	Screw (6)	106	Screw (6)
2A	1C4)	87	Flatwasher (6)	107	Locknut (6)
70	Clip (4)	88	Angle bracket (2)	108	Flatwasher (6)
71	Screw (4)	89	Screw (4)	109	Bus bar retainer (2)
72	Lockwasher (4)	90	Flatwasher (4)	110	Bus bar (2, 2A1W2, and
73	Flatwasher (4)	91	Plate		2A1W3)
74	Component board 2A1A4	92	Screw (4)	111 B	us bar bracket (2)



Signal (3) Signal Conditioning- Unit TS-2913/ASM-386, exploded view (part 3 of 3)

112	Connector retaining screw (14)	130	Spacer (14)
113	Connector (14, 2AtP1 through 2A1P6, and AIPI	131	Spacer (28)
	through I AIP8)	132	Pin (2)
114	Screw (28)	133	Hinge, pin t2)
	II5 Nut i28)	134	Nylon shim washers (4 maximum)
116	Lockwasher ' 28 I	135	Card cage 2A1S 3
117	Flatwasher (2'8)	136	Screw (12)
118	Card cage connectors (11)	137	Lockwasher (12)
119	Screw (42)	138	Flatwasher (12)
120	Flatwasher (-12)	139	Bushing (12)
121	Spacer (42)	140	Ground strap (6)
122	Cover (7)	141	Screw (18)
123	Standoff (11)	142	Flatwasher (IS)
124	Screw (91)	14:3	Connecting plate (9)
125	Lockwasher (91)	144	Pin (12)
126	Flatwasher (91)	145	Hinge pin (6)
127	Bushing (91)	146	Nvlon shim washers (24 maximum)
128	Connector plate assembly (7)	147	Card cage (6, 2A] Al, 2AIA2 IAIAI through
129	Spacer (7) 1A2A4)		

- (3) Secure card cage(s) (4) to chassis assembly (2) with captive screws (3).
- (4) Slide chassis assembly (2) into combination case and tighten 12 stud nuts.

### 3-7. Removal and Replacement of Switch 2AISI

(fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cage open.
- (2) Tag and unsolder wires from terminals of switch S1.
- (3) Loosen two setscrews (10) that secure knob (11) to switch S1.
- (4) Remove nut (12) and lockwasher (13); remove switch S1 (14) and keywasher (15) from front panel (9).

### b. Replacement

- (1) Attach keywasher (15) and switch S1 (14) to front panel (9) with lockwasher (13) and nut (12).
- (2) Solder tagged wires to proper terminals of switch S1.
- (3) Secure knob (11) to switch S1 with two setscrews (10).
- (4) Refer to paragraph 3-6b(3) and (4) to secure card cage to chassis assembly and install chassis assembly in combination case.

### 3-8. Removal and Replacement of Switch 2AIS2

(fig. 3-2)

### a. Removal

(1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cage open.

- (2) Tag and unsolder wires from terminals of switch S2.
- (3) Remove nut (16), lockwasher (17), and flatwasher (18); remove switch S2 (19) from front panel (9).

### b. Replacement

- (1) Attach switch S2 (19) to front panel (9) with flatwasher (18), lockwasher (17), and nut (16).
- (2) Solder tagged wires to proper terminals of switch S2.
- (3) Refer to paragraph 3-6b(3) and (4) to secure card cage to chassis assembly and install chassis assembly in combination case.

### 3-9. Removal and Replacement of Elapsed-Time Meters 2AIM1 and 1AIA5MI

#### a. Removal

- (1) Remove two screws (20), lockwashers (21), and flatwashers (22); carefully remove elapsed-time meter (23) and emi gasket (24) from front panel.
- (2) Tag and unsolder wires from elapsed- time meter terminals.

### b. Replacement

- (1) Solder tagged wires to proper elapsed- time meter terminals.
- (2) Attach emi gasket (24) and elapsed-time meter (23) to front panel using two flatwashers (22), lockwashers (21), and screws (2).
  - 3-10 . Removal and Replacement of Front Panel Connectors 2A1J3 through 2AIJ12 (fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cages open.
  - (2) Tag and remove wires from faulty connector.

(3) Remove four screws (25), nuts (26), and flatwashers (27); remove connector (28) and emi gasket (29) from front panel.

### b. Replacement

- (1) Attach emi gasket (29) and connector (28) to front panel using four flatwashers (27), nuts (26). and screws (25).
  - (2) Install tagged wires in connector.
- (3) Refer to paragraph 3-6b(3) and (4) to secure card cages to chassis assembly and install chassis assembly in combination case.

## 3-11. Removal and Replacement of Filter 2A1J2 (fig. 3-2)

#### a. Removal

- (1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cages open.
- (2) Remove two nuts (30), lockwashers (32), flatwashers (32), screws (33), and flatwashers (34); remove filter support bracket (35).
  - (3) Tag and unsolder wires from filter J2 terminals.
- (4) Remove four screws (36); remove filter J2 (37) and emi gasket (38) from front panel.

### b. Replacement

- (1) Attach emi gasket (38) and filter J2 (37) to front panel using four screws (36).
  - (2) Solder tagged wires to filter J2 terminals.
- (3) Mount filter support bracket (35) using two flatwashers (34), screws (33, flatwashers (32), lockwashers (31), and nuts (30).
- (4) Refer to paragraph 3-6b(3) and (4) to secure card cages to chassis assembly and install chassis assembly in combination case.

### 3-12. Removal and Replacement of Filter 2A1J1

(fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cages open.
- (2) Remove two nuts (30), lockwashers (32), flatwashers (32), screws (33). and flatwashers (34); remove filter support bracket (35).
  - (3) Tag and unsolder wires from filter J1 terminals.
- (4) Remove four screws (39); remove filter J1 (40) and emi gasket (41) from front panel.

### b. Replacement

- (1) Attach emi gasket (41) and filter J1 (40) to front panel using four screws (39).
  - (2) Solder tagged wires to filter J1 terminals.
- (3) Mount filter support bracket (35) using two flatwashers (34), screws (33), flatwashers (32). lockwashers (31), and nuts (30).
- (4) Refer to paragraph 3-6b(3) and (4) to secure card cages to chassis assembly and install chassis assembly in combination case.

# 3-13. Removal and Replacement of Circuit Breakers 2A1CB1 through 2A1CB4

(fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3--6a(1) and (2) to remove chassis assembly from combination case and swing card cages open.
- (2) Tag and unsolder wires from terminals of faulty circuit breaker.
- (3) Remove boot (42) and boot adapter (43); remove keywasher (44) and circuit breaker (45) from front panel (9).

### b. Replacement

- (1) Attach keywasher (44) and circuit breaker (45) to front panel (9) with boot adapter (43) and boot (42).
- (2) Solder tagged wires to proper terminals of replacement circuit breaker.
- (3) Refer to paragraph 3-6b(3) and (4) to secure card cages to chassis assembly and install chassis assembly in combination case.

## 3-14 . Removal and Replacement of Blower 2A1B1 (fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3-6a(1) to remove chassis assembly from combination case; carefully place chassis assembly upside down on work- bench.
- (2) Remove four screws (46), lockwashers (47), and flatwashers (48); remove protection plate (49).
- (3) Remove four spacers (50); remove air inlet duct cover (51).
- (4) Tag and unsolder wires from terminals of blower Bl.
- (5) Remove three screws (52), lockwashers (53), and flatwashers (54); remove blower BI (55) from air inlet duct (56).

### b. Replacement

- (1) Attach blower BI (55) to air inlet duct (56) with three flatwashers (54), lockwashers (53), and screws (52).
- (2) Solder tagged wires to proper terminals of blower BI.
- (3) Secure air inlet duct cover (51) to air inlet duct (56) with four spacers (50).
- (4) Attach protection plate (49) to spacers (50) with four flatwashers (48), lockwashers (47), and screws (46).
- (5) Refer to paragraph 3-6b(4) to install chassis assembly in combination case.

### 3-15 . Removal and Replacement of Blower 2A1B2 and 2A1B3 (fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cages open.
- (2) Tag wires attached to terminals of faulty blower; remove three screws (57) and flatwashers (58) and remove wires from faulty blower.
- (3) Remove three nuts (59), flatwashers (60), cleats (61), screws (62), and flatwashers (63); remove blower (64).

### b. Replacement

- (1) Attach blower (64) to chassis assembly (2) with three flatwashers (63), screws (62), cleats (61), flatwashers (60), and nuts (59).
- (2) Attach tagged wires to proper terminals of replacement blower with three flatwashers (58) and screws (57).
- (3) Refer to paragraph 3-6b(3) and (4) to secure card cages to chassis assembly and install chassis assembly in combination case.

## 3-16. Removal and Replacement of Capacitors 2AIC1 through 2A1C4 (fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3-6a(1) to remove chassis assembly from combination case.
- (2) Proceed as follows to remove capacitors C3 and C4:
- (a) Refer to paragraph 3-6a(2) to swing card cages open from chassis assembly.
- (b) Remove four screws (65), lockwashers (66), and flatwashers (67); remove capacitor cover (68).

- c) Unsolder leads of faulty capacitor (69) and remove from clip (70).
- (3) Proceed as follows to remove capacitors CI and C2:
- (a) Carefully place chassis assembly (2) upside down on workbench.
  - (b) Perform procedure in paragraph 3-14a(2).
- (c) Unsolder leads of faulty capacitor (69) and remove from clip (70).
  - b. Replacement
- (1) Proceed as follows to replace capacitors C1 and C2:
- (a) Place capacitor (69) in clip (70) and solder leads to terminals.
  - (b) Perform procedure in paragraph 3-14b(4).
- (c) Place chassis assembly (2) right side up on workbench.
- (2) Proceed as follows to replace capacitors C3 and C4:
- (a) Place capacitor (69) in clip (70) and solder leads to terminals.
- (b) Attach capacitor cover (68) to chassis assembly (2) with four flatwashers (67), lock- washers (66), and screws (65).
- (c) Refer to paragraph 3-6b(3) to secure card cages to chassis assembly.
- (3) Refer to paragraph 3-6b(4) to install chassis assembly in combination case.

## 3-17. Removal and Replacement of Component Board 2A1A4 (fig. 3-2)

### a. Removal

(1) Refer to paragraph 3-6a(1) and (2) above to remove chassis assembly from combination case and swing card cages open.

- (2) Tag and unsolder wires attached to component board A4.
- (3) Remove four screws (71), lockwashers (72), and flatwashers (73); remove component board A4 (74).

### b. Replacement

- (1) Attach component board A4 (74) to chassis assembly (2) with four flatwashers (73), lockwashers (72), and screws (71).
- (2) Solder tagged wires to proper terminals of component board A4.
- (3) Refer to paragraph 3-6b(3) and (4) to secure card cages to assembly and install chassis assembly in combination case.

## 3-18. Removal and Replacement of Switches 2A1S3 through 2A1S6 (fig. 3-2)

The following removal and replacement procedures apply to toggle switches S3 (front panel) and S4 through S6 (test panel).

### a. Removal

- (1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cages open.
- (2) Tag and unsolder wires attached to terminals of faulty switch.
- (3) Remove boot (75); remove switch (76), nut (77), lockwasher (78), and keywasher (79) from test panel (SO) or front panel (9).

### b. Replacement

- (1) Attach keywasher (79), lockwasher (78), nut (77) and switch (76) to test panel (80) or front panel (9) with boot (75); tighten nut (77).
- (2) Solder tagged wires to proper terminals of replacement switch,

(3) Refer to paragraph 3-66(3) and (4) to secure card cages to chassis assembly and install chassis assembly in combination case.

### 3-19 . Removal and Replacement of Test Point Connectors 2A1J13 through 2A1J63 (fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cage open.
- (2) Unsolder wire(s) from test point connector terminal.
- (3) Remove nut (81) and lockwasher (82); remove test point connector (83) from TEST POINT panel.

### b. Replacement

- (1) Attach test point connector (83) to TEST POINT panel using lockwasher (82) and nut (81).
  - (2) Solder wire(s) to test point connector terminal.
- (3) Refer to paragraph 3-6b(3) and (4) to secure card cage to chassis assembly and install chassis assembly in combination case.

## 3-20. Removal and Replacement of Transformer 2A1T1 (fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cages open.
- (2) Tag and unsolder wires from transformer T1 terminals.
- (3) Remove six screws (84), flatwashers (85), screws (86), and flatwashers (87); remove two angle brackets (88).
- (4) Remove four screws (89) and flat- washers (90); carefully lift plate (91) from heat exchanger.

(5) Remove four screws (92), locknuts (93), and flatwashers (94); remove transformer T1 (95) from plate (91).

### b. Replacement

- (1) Attach transformer T1 (95) to plate (91) using four flatwashers (94), locknuts (93), and screws (92).
- (2) Attach plate (91) to heat exchanger using four flatwashers (90) and screws (89).
- (3) Install two angle brackets (88) using six flatwashers (87), screws (86), flatwashers (85), and screws (84).
  - (4) Solder tagged wires to transformer T1 terminals.
- (5) Refer to paragraphs 3-6b(3) and (4) to secure card cages to chassis assembly and install chassis assembly in combination case.

### 3-21 . Removal and Replacement of Reactor 2AIL1

(fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cages open.
- (2) Tag and unsolder wires from reactor L1 terminals.
- (3) Remove six screws (84), flatwashers (85), screws (86), and flatwashers (87): remove two angle brackets (88).
- (4) Remove four screws (89) and flat- washers (90); carefully lift plate (91) from heat exchanger.
- (5) Remove screw (96), locknut (97), lock-washer (98), and flatwasher (99); remove reactor L1 (100) from plate (91).

### b. Replacement

(1) Attach reactor LI (100) to plate (91) using flatwasher (99), lockwasher (98), locknut (97), and screw (96).

- (2) Attach plate (91) to heat exchanger using four flatwashers (90) and screws (89).
- (3) Install two angle brackets (88) using six flatwashers (87) screws (86), flatwashers (85), and screws (84)
  - (4) Solder -tagged wires to reactor L1 terminals.
- (5) Refer to paragraph 3-6b(3) and (4) to secure card cages to chassis assembly and install chassis assembly: combination case.

### 3-22 . Removal and Replacement of Terminal Board 2A]TBI (fig. 3-2)

### a. Removal

- (1) Refer to paragraph 3-6a(I) and (2) to remove chassis assembly from combination case and swing card cages open.
- (2) Tag and remove wires from terminal board TB1. Note position of jumper strips before removing them.
- (3) Remove six screws (84), flatwashers (85) screws (86), and flatwashers (87), remove two angle brackets (88)
- (4) Remove four screws (89) and flatwashers (90)carefully lift plate (91) from heat exchanger.
- (5) Remove four screws (101), locknuts (1.02) and flatwashers (103); remove terminal board TB1 (104)and marker strip (105) from plate (91)

### b. Replacement

- (1) Attach marker strip (105) and terminal board TB1 (104) to plate (91) using four flatwashers (103), locknuts (102), and screws (101).
- (2) Attach plate (91) to heat exchanger using four flatwashers (90) and screws (89).
- (3) Install two angle brackets (88) using six flatwashers (87), screws (86), flatwashers (85), and screws (84).

- (4) Install jumper strips in positions noted before removal and attach tagged wires to terminal board TB1.
- (5) Refer to paragraph 3-6b(3) and (4) to secure card cages to chassis assembly and install chassis assembly in combination case.
- 3-23. Removal and Replacement of Bus Bars 2A1W2 and 2AIW3 (fig. 3-2)

#### a. Removal

- (1) Refer to paragraph 3-6a(1) and (2) to remove chassis assembly from combination case and swing card cages open.
- (2) Tag and remove wires from bus bars W2 and W3.
- (3) Remove six screws (84), flatwashers (85), screws (86), flatwashers (87); remove two angle brackets (88).
- (4) Remove four screws (89) and flatwashers (90); remove plate (91).
- (5) Remove six screws (106), locknuts (107), and flatwashers (108); remove two bus bar retainers (109), bus bars W2 and W3 (110), and two bus bar brackets (111).

### b. Replacement

- (1) Attach two bus bar brackets (111), bus bars W2 and W3 (110), and two bus bar retainers (109) using six flatwashers (108), locknuts (107), and screws (106).
- (2) Attach plate (91) to heat exchanger using four flatwashers (90) and screws (89).
- (3) Install two angle brackets (88) using six flatwashers (87), screws (86), flatwashers (85), and screws (84).
  - (4) Attach tagged wires to bus bars W2 and W3.
- (5) Refer to paragraph 3-6b('3) and (4) to secure card cages to chassis assembly and install chassis assembly in combination case.

## 3-24. Removal and Replacement of Card Cage Connectors (fig. 3-2)

The following removal and replacement procedure applies to connectors J1 and J2 of all card cages in the SCU and LCU. It is assumed in this procedure that access to the card cage has been made.

- a. Removal
- (1) Remove circuit cards from card cage (TM 11-6626-2441-12).
- (2) Loosen two connector retaining screws (112) and carefully disconnect two mating connectors (113).
- (3) Tag and remove wires and contacts from damaged connector. (Refer to paragraph 3-47 for proper contact removal tool.)
- (4) Remove two screws (114), nuts (115), lockwashers (116), and flatwashers (117); remove connector (118).

### b. Replacement

- (1) Attach connector (118) to card cage using two flatwashers (117), lockwashers (116), nuts (115), and screws (114).
- (2) Insert tagged wires and contacts in connector. (Refer to paragraph 3-2ce for proper insertion tool.)
- (3) Connect two connectors (113) and tighten two connector retaining screws (112).
  - (4) Install circuit cards (TM 11-66252441-12).
  - (5) Install chassis assembly in combination case.

## 3-25. Removal and Replacement of Connector Plate (fig. 3-2)

The following removal and replacement procedure applies to the connector plate of all SCU and LCU card cages. It is assumed in this procedure that access to the card cage has been made.

### a. Removal

- (1) Remove all circuit cards from card cage with damaged connector plate (TM 11-6625-2441-12).
- (2) Loosen two or four captive screws (3) and swing card cage(s) out.
- (3) Remove six screws (119) and flatwashers (120); remove six spacers (121) and cover 1122).
- (4) Tag and remove wires from standoffs E1 and W1 (123).
- (5) Loosen two connector retaining screws (112) and disconnect two connectors (113).
- (6) Remove four screws (114), nuts !115;), lockwashers (116), and flat. washers (117); remove connectors JI and J2 (118). Do not remove wires and contacts from connectors.
- (7) Remove 13 screws (124). lockwashers (125), flatwashers (126), and bushings (127); remove connector plate assembly (128), spacer (129), two spacers (130), and four spacers (131).

### b. Replacement

- (1) Attach four spacers (131), two spacers (130), spacer (129), and connector plate assembly (128) to card cage frame using 13 bushings (127), flatwashers (126), lockwashers (125), and screws (124).
- (2) Install connectors JI and J2 (118) using four flatwashers (117), lockwashers (116), nuts (115), and screws (114).
- (3) Connect two connectors (113) and tighten two connector retaining screws (112).
- (4) Route tagged wires through grommet in card cage and attach to standoffs W1 and E1 (123).
- (5) Attach cover (122) to card cage using six spacers (121), flatwashers (120), and screws (119).
- (6) Swing card cage(s) back to normal position; secure to chassis assembly by tightening captive screws (3).

- (7) install chassis assembly in combination
  - 3-26. Removal and Replacement of Card Cage 2A1A3 (fig. 3-2)

#### a. Removal

- (1) Refer to paragraph 3-6a(1) to remove chassis assembly from combination case.
  - (2) Remove circuit cards (TM 11-6625-2441-12).
- (3) Loosen two connector retaining screws (112) and carefully disconnect two connectors (113).
- (4) Loosen ,two captive screws (3) and swing card cage A3 (135) open.
- (5) Remove six screws (119) and flatwashers (121)): remove, sax spacers (121) and cover (122).
- (6) Tag and remove Wires from standoffs E1 and W1 (123)
- (7) Drive two pins (132) from hinge posts; remove two hinge pins (133),nylon. shim washers (132), and card cage A3 (135).

#### **NOTE**

Nylon shim washers are used to reduce the end play of card cage hinge assemblies. Assemblies may have one. two, or no nylon shims installed. When removing a card cage, note the quantity and the position of the shims relative to the card (age: install shims in the same quantity and in the same position when replacing the card cage.

#### b. Replacement

- (1) Remove six screws (119) and flatwashers (120): remove six spacers (121) and (-over (122) from replacement card cage.
- (2) Attach card cage A'l3 (135) to chassis assembly with nylon shim washer(s) (134, in the same position and quantity noted in removal), two hinge pins (133), and two pins (132).

- (3) Connect two connectors (113) to J1 and J2 (118) and tighten two connector retaining screws (112).
- (4) Route tagged wires through grommet in card cage and attach to standoffs WI and E1 (123).
- (5) Attach cover (122) to card cage using six spacers (121), flatwashers (120), and screws (119).
- (6) Secure card cage to chassis assembly using two captive screws (3).
  - (7) Install circuit cards (TM 11-6625-2441-12).
- (8) Refer to paragraph 3-6b(4) to install chassis assembly in combination case.
  - 3-27. Removal and Replacement of Card Cages 2A1A1, 2A1A2, and 1A1A1 through 1A1A4 (fig. 3-2)

The following removal and replacement procedures are applicable to card cages in both the LCU and SCU. It shall be assumed that the chassis assembly has been removed from the combination case. When removing card cage 1A1A3 or 1A1A4 from the LCU, it is necessary to swing the card cage assembly away from the chassis assembly (TM 11-6625-2441-12).

- a. Removal. Steps (2) through (5) below apply to the card cage to be replaced and the adjacent card cage. Steps (7) through (9) apply to the card cage being replaced only.
- (1) Remove circuit cards from damaged card cage (TM 11-6625-2441-12).
- (2) Looser four captive screws (3) and swing card cages clear.
- (3) Remove 12 screws (119) and flatwashers (120); remove 12 spacers (121) and two covers (122).
- (4) Remove four screws (136), lockwashers (137), flatwashers (138), and bushings (139); remove two ground straps (140).

- (5) Remove six screws (141) and flatwashers (142); remove three connecting plates (143). (One connecting plate is located on the connector end of the card cage, the other two on the opposite end.)
- (6) Swing good card cage into normal position and secure using captive screw (3).
- (7) Tag and remove wires from standoffs E1 and W1 (123).
- (8) Loosen two connector retaining screws (112) and disconnect two connectors (113).
- (9) Remove two pins (144) and remove hinge pin (145), nylon shim washer(s) (146), and card cage (147).

#### **NOTE**

Nylon shim washers are used to reduce the end play of card cage hinge assemblies. Assemblies may have one, two, or no nylon shims installed. When removing a card cage, note the quantity and the position of the shims relative to the card cage; install shims in the same quantity and in the same position when replacing the card cage.

- b. Replacement
- (1) Remove six screws (119) and flatwashers (120); remove six spacers (121) and cover (122) from replacement card cage.
- (2) Attach card cage (147) to chassis assembly hinge posts with nylon shim washer(s) (146, in the same position and quantity noted in removal), hinge pin (145), and two pins (144).
- (3) Connect two connectors (113) to mating card cage connectors and tighten two connector retaining screws (112).
- (4) Attach tagged wires to standoffs W1 and EI (123). Route wires through grommet in card cage.
- (5) Loosen captive screw (3) and swing card cage out and align with replacement card cage. (Refer to a(6) above.)

- (6) Connect the two card cages using three connecting plates (143), six flatwashers (142), and screws (141).
- (7) Attach two ground straps (140) to card cages using four bushings (139), flatwashers (138), lockwashers (137), and screws (136). To attach the ground strap, it will be necessary to remove the required hardware from the replacement card cage.
- (8) Install two covers (122) using 12 spacers (121), flatwashers (120), and screws (119).
- (9) Swing card cages into proper position and secure using four captive screws (3).
- (10) Install circuit cards in card cage (TM 11-6625-2441-12).
- (11) Refer to the appropriate paragraph and install the chassis assembly in the combination case.
  - 3-28. Removal and Replacement of indicators 1A1A5DS] through 1A1A5DS6 and 1AIA5DS9 (fig. 3-3)

#### a. Removal

- (1) Loosen 12 stud nuts (1) that secure chassis assembly (2) to combination case and remove chassis assembly from combination case.
- (2) Loosen seven captive screws that secure the two halves of the chassis assembly and swing chassis assembly open.
- (3) Tag and unsolder wires attached to terminals of faulty indicator.
- (4) Remove two screws (3) that secure legend plateholder (4), legend plate (5), and gasket (6) to front panel IAIA5 (7).
- (5) Remove two screws(8), washers (9), and mounting bushings E1 that secure indicator base and spacer (11) to back of front panel.




Figure 3-3. Logic Control Unit TS-2912/ASM-386 exploded view

- 1 Stud nut (12)
- 2 Chassis assembly
- 3 Screw (14)
- 4 Legend plateholder (7)
- 5 Legend plate (7)
- 6 Gasket (7)
- 7 Front panel 1AIA5
- 8 Screw (14)
- 9 Washer (14)
- 10 Mounting bushing (14)
- 11 Indicator base and spacer (7)
- 12 Nut (5)
- 13 Lockwasher (5) 14 Switch (5; 1AIA5S2, 1ATA5S3, IAIA6S5,
- 1A1A6S6, IAIA5S8)
- 15 Seal (5)
- 16 Test panel 1AIA6

- 17 Screw (8)
- 18 Bezel and neutral density filter assembly (2)
- 19 Gasket (2)
- 20 Screw (8)
- 21 Washer (8)
- 22 Mounting strip (2)
- 23 Lamp assembly (15)
- 24 Spacer (8)
- 25 Mounting collar (8)
- 26 Nut (2)
- 27 Lockwasher (2)
- 28 Indicator (2, IAIA5DSIU and 1A1A5DS11)
- 29 0-ring (2)
- 30 Boot (3)
- 31 Switch (3; 1AIA5S4, 1AIA5S6, IAIA5S7)
- 32 Nut (3)
- 33 Lockwasher (3)

34 Keywasher (3) 35 Setscrew (6) 36 Knob (3) 37 Nut (3) 38 Lockwasher (3) 39 Switch (3; IAiA5S1, IAIA6S2, IA1A6S3) 40 0-ring (3) 41 Nut (3) 42 Keywasher (3) 43 Nut (11) 441 Loc.'-washer (11) 45 Switch (11, IAIA6S7 through 1AIA6SI7) 16 Nut (11) 47 Keywasher (i1) 48 Setscrew (2) 49 Knob 50 Nut 81 Lockwasher 52 Switch I AIA6S1 53 Keywasher 54 Screw (8) 55 Lockwasher (8) 56 Washer (8) 57 Thumbwheel switch (2, IAIA6S4 and 1AIA5S5) 58 Nut (2)

#### b. Replacement

- (1) Attach indicator base and spacer (11 to back of front panel 1A1A5 (7) using two mounting bushings (10), washers (9), and screw (8).
- (2) Solder tagged wires to proper terminals of replacement indicator.
- (3) Attach gasket (6), legend plate (5) and legend plateholder (4) to front panel 1A1A5 (7) with two screws (3).
- (4) Close two halves of chassis assembly and tighten seven captive screws.
- (5) Slide chassis assembly (2) into combination case and tighten 12 stud nuts (1).

# 3-29. Removal and Replacement of Switches 1A1A5S2, 1A1A5S3, 1A1A.5S8, 1A1A6S5' and 1A1A6S6 (fig. 3-3)

The following removal and replacement procedures apply to front panel switches S2, S3' and S8 and test panel switches S5 and S6.

#### a. Removal

(1) Refer to paragraph 3-2½'i(1) and (2 to remove chassis assembly from combination case and to open chassis assembly.

- 59 Washer (4) 60 Screw (2) 61 Actuator 62 Panel lockout switch IAIS1 63 Screw (6) 64 Washer (6) 65 Nut (6) 66 Washer (6) 67 Cleat (6) 68 Washer (6) 69 Screw (6) 70 Blower (2, 1A1B1 and 1A1B2) 71 Nut (4) 72 Washer (4) 73 Screw (4) 74 Capacitor cover 75 Capacitor (2, 1A1C1 and 1A1C2) 76 Clip (2) 77 Screw (2) 78 Oscillator 1A1Y1 79 Screw (44) 80 Nut (44) 81 Flatwasher (44) 82 Connector(11, 1A1J1 through 1A1J11) 83 Emi gasket (11)
- (2) Tag and unsolder wires from faulty switch terminals.
- (3) Remove nut (12) and lockwasher (13) that secure switch (14) and seal (15) to front panel 1A1A5 (7) or test panel 1A1A6 (16); remove switch and seal.

#### b. Replacement

- (1) Place seal (15) and switch (14) in front panel 1A1A5 (7) or test panel 1A1A6 (16) and secure with lockwasher (13) and nut (12).
- (2) Solder tagged wires to proper terminals of replacement switch.
- (3) Refer to 3-28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

## 3-30. Removal and Replacement of Digital Display Indicators 1A1A5DS7 and 1A1A5DS8 (fig. 3-3)

#### a. Removal

(1) Refer to 3-28a(1) and (2) to re-move chassis assembly from combination case and to open chassis assembly.

- (2) Tag and unsolder wires from faulty digital display indicator lamp assembly.
- (3) Remove four screws (17); remove bezel and neutral density filter assembly (18) and gasket (19) from front panel IAIA5 (7).
- (4) Remove four screws (20) and washers (22-1); remove mounting strip (22) and lamp assembly (23) and four spacer (24) and mounting collars, from front panel 1A1A5 (7).

#### b Replacement

- (1) Secure four mounting collars (25) and spacers (24) and lamp assembly (23) and mounting strip (22) to rear of front panel 1A1A5 (7) with four washers (21) and screws 20).
- (2) Secure gasket (19) and bezel and neutral density filter assembly (18) to front panel 1A1A5 (7) with four screws (17).
- (3) Solder tagged wires to proper terminals of replacement digital display indicator.
- (4) Refer to 3-28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

#### 3-31. Removal and Replacement of Indicators 1A1A5DS10 and 1A1A5DS11 (fig. 3-3)

#### a. Removal

- (1) Refer to 3-28a(1) and (2) to remove chassis assembly from combination case and to open chassis assembly.
- (2) Tag and unsolder wires attached to terminals of faulty indicator.
- (3) Remove nut (26) and lockwasher (27); remove indicator (28) and 0-rirg (29) from front panel 1A1A5 (7).

#### b. Replacement

(1) Replace 0-ring (29) and indicator (28) on front panel 1A1A5 (7) using lockwasher (27) and nut (26).

- (2) Solder tagged wires to proper terminals of replacement indicator.
- (3) Refer to 3--28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

### **3-32. Removal and Replacement** of in-witches 1A1A5S4, 1A1A5S6, and IAIASS7 (fig. 3-3)

#### a. Removal

- (1) Refer to 328a (1) and (2), to remove chassis assembly, from combination case and to open chassis assembly.
- (2) Tag and unsolder wires from terminals of faulty switch.
- (3) Remove boot (30), remove switch (31), nut (32). lockwasher (33), and keywasher (34) from front panel 1A1A15 (7)

#### b. Replacement

- (1) Attach keywasher (31,),  $\P$  (33), nut (32) and switch (31) to front panel 1A1A5 (7) using boot (30); tighten nut (32).
- (2) Solder tagged wires to proper terminals of replacement switch.
- (3) Refer to 3--28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

## 3-33. Removal and Replacement of Switches 1A1A5S1, 1A1A6S2, and 1A1A6S3 (fig. 3-3)

The following removal and for placement procedure applies to front panel switch S1 and test panel switches S2 and S3.

#### a. Removal

- (1) Refer to 3—28a(1) and (2) to remove chassis assembly from combination case and to open chassis assembly.
- (2) Tag and unsolder wires attached to terminals of faulty switch.

- (3) Loosen two setscrews (35) that secure knob (36) to switch.
- (4) Remove nut (37) and lockwasher (38); remove switch (39), 0-ring (40), nut (41), and keywasher (42) from front panel IAIA5 (7) or test panel IAIA6 (16).

#### b. Replacement

- (1) Attach keywasher (42), nut (41), 0ring (40), and switch (39) to front panel IAIA5 (7) or test panel 1A1A6 (16) with lockwasher (38) and nut (37).
- (2) Solder tagged wires to proper terminals of replacement switch.
- (3) Secure knob (36) to switch with two setscrews (35).
- (4) Refer to 3-28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

### 3-34. Removal and Replacement of Switches 1AIA6S7 through 1A'IA6S17 (fig. 3-3)

#### a. Removal

- (1) Refer to 3-28a(1) and (2) to remove chassis assembly from combination case and to open chassis assembly.
- (2) Tag and unsolder wires attached to terminals of faulty switch.
- (3) Remove nut (43) and lockwasher (44); remove switch (45), nut (46), and keywasher (47) from test panel 1A1A6 (16).

#### b. Replacement

- (1) Attach keywasher (47), nut (46), and switch (4.5; to, test panel t.'iA6 (16) with lockwasher (44) and nut (43).
- (2) Solder tagged wires to proper terminals of replacement switch.
- (3) Refer to 3-28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

#### 3-35. Removal and Replacement of Switch

1A1A6S1 (fig. 3 -3)

#### a. Removal

- (1) Refer to 3-28a(1) and (2) to remove chassis assembly from combination case and to open chassis assembly.
- (2) Tag and unsolder wires attached to terminals of switch S1.
- (3) Loosen two setscrews (48) that secure knob (49) to switch S1.
- (4) Remove nut (50) and lockwasher (51); remove switch SI (52) and keywasher (53) from test panel IAIA6 (16).

#### b. Replacement

- (1) Attach keywasher (53) and switch SI (52) to test panel IAIA6 (16) with lockwasher (51) and nut (50).
- (2) Solder tagged wires to proper terminals of switchS1.
- (3) Secure knob (49) to switch SI with two setscrews (48).
- (4) Refer to 3-28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

## 3-36. Removal and Replacement of Thumbwheel Switches 1A1A6S4 and 1A1A5S5 (fig. 3-3)

The following removal and replacement procedure applies to test panel thumbwheel switch S4 and front panel thumbwheel switch S5.

#### a. Removal

- (1) Refer to 3-28a(1) and (2) to remove chassis assembly from combination case and to open chassis assembly.
- (2) Tag and unsolder wires attached to terminals of faulty thumbwheel switch.

(3) Remove four screws (54), lockwashers (55), and washers (56); remove thumbwheel switch (57).

#### b. Replacement

- (1) Attach thumbwheel switch (57) to panel with four washers (56), lockwashers (55) and screws (54).
- (2) Solder tagged wires to proper terminals of replacement thumbwheel switch.
- (3) Refer to 3--28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.
- 3-37. Removal and Replacement of Panel Lockout Switch 1A1S1 (fig. 3-3)
- a. Removal (1) Refer to 3-28a(1) to remove chassis assembly from combination case.
- (2) Loosen two captive screws that secure card cage 1A1A.,2 to rear half of chassis assembly and swing card cage 1AIA2 clear of blower interlock switch.
- (3) Tag and unsolder wires attached to blower interlock switch SI.
- (4) Remove two nuts (58), four washers (59), and two screws (60); remove actuator (61) and blower interlock switch S (62).

#### b. Replacement

- (1) Attach blower interlock switch SI (62) and actuator (61) to rear half of chassis assembly (2) with two screws (60), four washers (59), and two nuts (58).
- (2) Solder tagged wires to proper terminals of blower interlock switch S1.
- (3) Swing card cage 1A1A2 into position on rear half of chassis assembly (2) and tighten two captive screws.
- (4) Refer to 3-28b(5) to install chassis assembly in combination case.

### 3-38. Removal and Replacement of Blower 1A1B1 and 1A1B2 (fig. 3-3)

- a. Removal (1) Refer to 3-28a(1) and (2) to remove chassis assembly from combination case and to open chassis assembly.
- (2) Loosen eight captive screws that secure card cages 1A1A1 through 1AIA4 to rear half of chassis assembly (2) and swing the four card cages clear of the rear half of the chassis assembly.
- (3) Tag wires attached to faulty blower terminals; remove three screws (63) and washers (64) and wires.
- (4) Remove three nuts (65), washers (66), cleats (67), washers (68), and screws (69); remove blower (70) from chassis assembly (2).

#### b. Replacement

- (1) Secure blower (70) to chassis assembly (2) with three screws (69), washers (68), cleats (67), washers (66), and nuts (65).
- (2) Attach wires to proper terminals of replacement blower and secure with three washer (64) and screws (63).
- (3) Swing card cages 1A1A1 through IAIA4 into position on rear half of chassis assembly (2) and tighten eight captive screws.
- (4) Refer to 3-28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

### 3-39. and Replacement of Capacitors 1A1Cl and 1A1C2 (fig. 3-3)

- (1) Refer to 3-28a(1) and (2) to remove chassis assembly from combination case and to open chassis assembly.
- (2) Loosen eight captive screws that secure card cages 1A1A1 through 1A1A4 to

rear half of chassis assembly (2) and swing card cages clear of rear half of chassis assembly.

- (3) Remove four nuts (71), washers (72), and screws (73); remove capacitor cover (74) from chassis assembly (2).
- (4) Unsolder leads of capacitor (75) and remove from clip (76).

#### b. Replacement

- (1) Place capacitor (75) in clip (76) and solder capacitor leads to standoff terminals.
- (2) Attach capacitor cover (74) to chassis assembly (2) with four screws (73), washers (72), and nuts (71).
- (3) Swing card cages IAIAI through IAIA4 into position on rear half of chassis assembly and tighten eight captive screws.
- (4) Refer to 3-28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

### 3-40. Removal and Replacement of Oscillator 1A1Y1 (fig. 33)

#### a. Removal

- (1) Refer to 3-28a(1) and (2) to remove chassis assembly from combination case and to open chassis assembly.
- (2) Tag and unsolder wires attached to leads of oscillator Y1.
- (3) Remove two screws (77); remove oscillator Y1 (78) from chassis assembly (2).

#### b. Replacement

- (1) Attach oscillator Y1 (78) to chassis assembly (2) with two screws (77).
- (2) Solder tagged wires to proper terminals of oscillator Y1.

(3) Refer to 3-28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

### 3-41. Removal and Replacement of Connectors 1A1J1 through 1A1J1 (fig. 3-3)

#### a. Removal

- (1) Refer to paragraph 3-28a(1) and (2) to remove chassis assembly from combination case and to open chassis assembly.
- (2) Tag and remove wires and contacts of connector.
- (3) Remove four screws (79), nuts (80), and flatwashers (81); remove connector (82) and emi gasket (83).

#### b. Replacement

- (1) Attach emi gasket (83) and connector (82) to front panel using four flatwashers (81), nuts (80), and screws (79).
  - (2) Insert tagged wires into connector.
- (3) Refer to paragraph 3-28b(4) and (5) to secure chassis assembly halves and install chassis assembly in combination case.

## 3-42. Removal and Replacement of Connectors 3A4-2J1 through 3A4-2J8, 3A4-2J15, 3A4-2J16, and 3A4-3J1 (fig. 3-4)

#### a. Removal

- (1) Remove 14 screws (1) and flatwashers (2); remove cover (3) from chassis (4).
  - (2) Tag and remove wires from connector.
- (3) Remove four screws (5), locknuts (6), and flatwashers (7) remove connector (8) and emi gasket (9)




Figure 3-4. Adapter, Self-Test MX-8586/ASII-386 exploded view.

1 Screw (14) 16 Cable clamp (3) 17 Screw (2) 18 Locknut (2) 2 Flatwasher (14) '3 Cover 4 Chassis 19 Flatwasher (4) 20 Resistor 3A4R1 5 Screw (44) 6 Locknut (44) 21 Screw (4) 7 Flatwasher (44) 22 Lockwasher (4) 8 Connector (11; 3A4-2J1 through 3A4-2J8, 3A4-2J15, 23 Flatwasher (4) 3A4-2J16, 3A4-3J1) 24 Component board SA4AI 9 Emi gasket (11) 25 Standoff (4) 10 Screw (4) 11 Nut (4) 12 Flatwasher (4) 26 Screw, (2) 27 Lockwasher (2) 28 Flatwasher (2) 29 Shoulder washer (4) 13 Flatwasher t4) 30 Bus bar 3A4IWi 11t Bumper (4) 15 D-washer (3) 31 Spacer (2)

#### b. Replacement

- (1) Attach emi gasket (9) and connector (8) to chassis (4) using four flatwashers (7), locknuts (6). and screws (5).
  - (2) Attach tagged wires to connector.
- (3) Attach cover (3) to chassis (4) using 14 flatwashers (2; and screws (1).

### 3-43. Removal and Replacement of Bumpers and Cable Clamps (fig 3-4)

Hardware used to attach the four bumpers to the self-test adapter also secure the three cable clamps.

#### a. Removal

- (1) Remove 14 screws (1) and flatwashers (2); remove cover (3) from chassis (4).
- (2) Remove four screws (10), nuts (11), flatwashers (12), and flatwashers (13); remove four bumpers (14), three D-washers (15), and three cable clamps (16) from chassis (4).

#### b. Replacement

- (1) Attach three cable clamps (16), three D-washers (1). and four bumpers (14) to chassis (4) using four flatwashers (13), flatwashers (12), nuts (11) and screws (10).
- (2) Attach -over (3) to chassis (4) using 14 flatwashers (2) and screws (1).

## 3-44. Removal and Replacement of Resistor 3A4R1 (fig. 3-4)

#### a. Removal

- (1) Remove 14 screws (1) and flatwashers (2); remove cover (3) from chassis (4).
  - (2) Unsolder wires from resistor R1 terminals.

(3) Remove two screws (17), two locknuts (18), and four flatwashers (19); remove resistor R1 (20) from chassis (4).

#### b. Replacement

- (1) Attach resistor R1 (20) to chassis (4) using four flatwashers (19), two locknuts (18), and two screws (17).
  - (2) Solder wires to resistor RI terminals.
- (3) Attach cover (3) to chassis (4) using 14 flatwashers (2) and screws (1) 3-45. Removal and Replacement of Component Board 3A4A1 (fig. 3-4)

#### 3-45. a. Removal

- (1) Remove 14 screws (1) and washers (2); remove cover (3) from chassis (4).
- (2) Tag and unsolder wires from component board A1 terminals.
- (3) Remove four screws (21), lockwashers (22), and flatwashers (23); remove component board Al (24) from four standoffs t25).

#### b. Replacement

- (1) Attach component board Al (24) to four standoffs (25) using four flatwashers 123), lockwashers (22), and screws (21).
- (2) Solder tagged wires to component board AI terminals.
- (3) Attach cover (3) to chassis (4) using 14 flatwashers (2) and screws (1).

### 3-46. Removal and Replacement of Bus Bar 3A4W1 (fig. 3-4)

#### a. Removal

(1) Remove 14 screws (1) and flatwashers (2); remove cover (3) from chassis (4).

- (2) ;and remove wires from bus bar W1
- (3) Remove two screws (26), two lockwashers(27), two flatwashers (28), and four shoulder washers (29); remove bus bar W1 (30) from two standoffs (31).

#### b. Replacement

- (1) Attach bus bar W1 (30) to two standoffs (31) using four shoulder washers (29). two flatwashers (28), two lockwashers (27), and two screws (26).
  - (2) Attach tagged wires to bus bar W1
- (3) Attach cover (3) to chassis (4) using 14 flatwashers (2) and screws (1).

## 3-47. Connector Repair and Replacement (fig. 3-5, 3-6, and 5-9)

The procedures in this paragraph are for test set connectors that are not military standard connectors. These procedures may also b)e used for connector repair. The following chart lists the recommended contact removal and insertion tool and contact locator head for each connector. The contact locator heads listed are used with the MH750 crimping tool. Equivalent tools may be substituted for the tools listed.

#### **CAUTION**

The proper tool is determined by the contact size. Do not use the wrong tool.

#### NOTE

Removal and replacement procedures are the same for both connector pins and sockets.

Contact removal	Contact inspection	contact locator
tool (manufacturer	tool (manufacturer)	head (Daniels)
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P9
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
11-8794-24 (Bendix)	11-8795-24 (Bendix)	P6
11-8794-24 (Bendix)	11-8795-24 (Bendix)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
TWO22RT000 (Hughes)	TWO22IT000 (Hughes)	P6
	TWO22RT000 (Hughes) 11-8794-24 (Bendix) 11-8794-24 (Bendix) TWO22RT000 (Hughes)	tool (manufacturer)         tool (manufacturer)           TWO22RT000 (Hughes)         TWO22IT000 (Hughes)           11-8794-24 (Bendix)         11-8795-24 (Bendix)           TWO22RT000 (Hughes)         TWO22IT000 (Hughes)           TWO22RT000 (Hughes)         TWO22IT000 (Hughes)

			Contact
	Contact removal	Contact insertion	locator
Connector	tool (manufacturer)	tool (manufacturer)	head (Daniels)
1A1P7	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
1A1P8	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1A1A31J1	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1A1A31J2	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1A2A31J1	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1A2A31J2	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1A3A31J1	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1A3A31J2	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1J3	11-8794-24 (Bendix)	11-8795-24 (Bendix)	P14
2A1J4	11-8794-24 (Bendix)	11-8795-24 (Bendix)	P14
2A1P1	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1P2	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1P3	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1P4	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1P5	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
2A1P6	TW022RT000 (Hughes)	TW022IT000 (Hughes)	P6
3W9P1	11-8794-24 (Bendix)	11-8795-24 (Bendix)	P15
3W9P2	11-8794-24 (Bendix)	11-8795-24 (Bendix)	P15
3W10P1	11-8794-24 (Bendix)	11-8795-24 (Bendix)	P15
3W10P2	11-8794-24 (Bendix)	11-8795-24 (Bendix)	P15

- a. The following procedure is applicable to special purpose cable assembly nonmilitary standard connectors. Figure 3-5 illustrates a typical configuration of this type connector. Figure 3-6 illustrates the configuration of banana tip plug 2W6P2. Use standard maintenance practices when replacing connector 2W6P2.
  - (1) Removal of bayonet coupling connectors
- (a) Remove two cable clamp screws and unscrew cable clamp.
- (b) Unscrew connector backshell and slide clear of connector shell.
- (c) Tag connector contacts; using proper contact removal tool, carefully remove contacts (pins or sockets) by pushing out of connector insert from contact side of connector.
- (2) Replacement of bayonet coupling connector

- (a) Using proper contact insertion tool, carefully push contact into connector until contact is felt to snap into place. Use nylon plugs provided with connectors to fill all unused connector contact holes.
- (b) Screw backshell on connector shell. Use caution when tightening backshell to prevent strain on contacts and wires.
- (c) Screw cable clamp on backshell and secure with two cable clamp screws.
- b. The following procedures are applicable to LCU and SCU harness connectors and their mating connectors. The tools listed in chart above are to be used for both pins and sockets.
- (1) Tag each wire; using proper contact removal tool, carefully but firmly push contacts through connector from connector face.
- (2) When replacing card cage connectors, refer to paragraph 3-24 for removal and replacement procedures

.




Figure 3-5. Special propose electrical cable assembly, typical shielded cable configuration and connector removal diagram.

- (3) Grip tagged contact and wire with proper contact insertion tool and push firmly but carefully until contact is felt to snap into place.
- c. The following procedures are applicable to connectors utilizing Termi-Point connections.
- (1) Loading Termi--Point service tool (fig.3-7)

- (a) Remove spring clip from reel holder spindle.
- (b) Place reel of clips on spindle with label side out and replace reel holder spindle spring clip.
- (c) Pivot clip train protector down and feed clip train onto clip track.




Figure 3-6. Connector 2W6P2, configuration diagram

- (d) Using A-end of multipurpose tool, slide feed clip train along clip guide track until clip train stops at feed pawl.
- (e) Using B-end of multipurpose tool, depress feed pawl and advance clip train until feed pawl engages the space between the first and second clips.
- (f) Pivot clip train protector up and snap into place.
  - (2) Removing clips and wires (fig. 3-8)
- (a) Hold extractor-locator tool perpendicular to connector and hook lip of extractor end of tool as shown. If replacing pin, remove all clips and wires. If repairing wiring harness, remove the clip and wire to be replaced.
- (b) Twist tool clockwise to remove clip and wire. If replacing one or two clips, use locator end of tool to reposition remaining clips on connector pin.
  - (3) Preparation for use (fig. 3-9)
- (a) Set clip position control to proper position.
- (b) Use K. Miller model 100 wire stripper to cut wire to ensure wire end is not flattened. Do not strip wire.

- (c) Insert unstripped wire into hole between resizer and mandrel, and push wire until it bottoms.
- (d) Squeeze tool handle and release to ready clip and wire e for application to connector pin.
  - (4) Application (fig. 3-10)

#### **CAUTION**

- If excessive resistance is encountered during application, do not exert excessive pressure; pin damage will occur.' Remove tool and begin application procedure again.
- (a) Position Termi-Point tool so connector pin fits into exposed clip.
- (b) Align tool vertically and horizontally and rest alignment foot on surrounding pins.
- (c) Apply light pressure on tool until clip reaches preset position on post. Insure that pressure is straight toward connector pin.
- (d) Remove tool, release handle and reset tool by pushing clip train protector fully forward.
- (e) Depress insulation ejector to remove insulation from tool.




Figure 3-7. Termi-Point service tool loading.




Figure 3-8. Extractor-locator tool.




Figure 3-9. Preparing Termi-Point service tool for use.




Figure 3-10. Applying clop to connector pin.

#### **CHAPTER 4**

#### **DEPOT MAINTENANCE**

#### **Section I. GENERAL**

### 4-1. Scope of Depot Maintenance

## 4-2. Tools, Test Equipment, and Materials Required

Depot maintenance consists of testing, adjusting, and troubleshooting power supply 2AIPS1, rebuilding special purpose electrical cable assemblies, and complete overhaul of the test set. Procedures in this chapter also provide instructions for removal and replacement of discrete components and modules of power supply 2AIPS1. The procedures in this chapter combined with those in chapter 3 of this manual provide instructions for rebuilding the test set.

Tools, test equipment, and materials required, in addition to those listed in TM 11-6625-2441-12 and chapter 3 of this manual, are listed below.

- a. Tools. The only additional tool required for depot maintenance is a precision oven, FSN 6640-531-4358, which provides controlled heat for curing epoxy adhesive.
- b. Test Equipment. The following chart lists the test equipment required for depot maintenance.

	Part no. and	
Item	manufacturer	Use
Test fixture, NCCITS power supply	TE 209316 (Litton)	Provides connections for excitation, variable and fixed loads, and test points for testing and adjusting power supply 2AIPS1
Power supply, dual dc	TW 5005 (Power Design)	Provides fixed +28 V excitation and variable test voltages for testing and adjusting power supply 2AIPS1
c. Materials. The following chart lis	sts the materials required for depot maint	enance.
Material	FSN, federal specification or military specification	Use
Adhesive, epoxy, resin, metal-to-metal structural bonding	MIL-A-8623, Type I	Bonds metal to metal

Material	FSN, federal specification or military specification	Use
Insulating and sealing compound, electrical	MIL-I-8660	Provides additional heat conduction for power diodes and transistors
Capacitor, electrolytic, tantalum, solid (56 μF, 15 V)	MIL-C-39003	Provides filtering for filtered +4.7 V during power supply test

#### Section II. TROUBLESHOOTING

#### 4-3. General **WARNING**

Troubleshooting at depot maintenance consists of performing a close visual inspection of the equipment received from lower levels of maintenance and performing the procedures contained in this section. It shall be assumed that the items of equipment received at depot maintenance contain faulty components or When performing the procedures in this section, care should be taken to prevent further damage to the equipment.

#### 4-4. Power Supply 2AIPS1 Fault Isolation

Isolation to faulty discrete components or modules in the power supply is performed in two basic operations: a visual inspection and a functional test. Before performing the functional test, perform a careful visual inspection to locate any broken or burned components or wires. Replace faulty components or modules; removal and replacement procedures are located in paragraphs 4-9 through 4-37. If faulty wires, components, or modules are not found during the visual inspection, perform the procedures in paragraph 4-5.

The power supply contains voltages which may cause DEATH or SERIOUS INJURY. Be careful when taking readings or making adjustments in the power supply.

#### **CAUTION**

Some of the power supply adjustments are very close to exposed terminals and pins. Use extreme care when making adjustments to prevent damage to the power supply.

#### 4-5. Power Supply 2AIPS1 **Test Procedure**

- a. Preliminary Test Procedures
- (1) Insure that all primary power to the NCCITS power supply test fixture (test fixture) is off.
  - (2) Set test fixture switches and controls in as follows:

Switch or control	Position or
115 VAC switch	OFF
AUX AC switch	OFF
AC POWER switch	OFF
AUX 28V switch	OFF
+5V LOAD switch	NOM

Switch or control	Position or setting	
-15V LOAD switch	NOM	
-25V LOAD switch	NOM	
AUX 4.7V LOAD switch	RATED	
+28V LOAD switch	RATED	
FILTERED 4.7V LOAD switch	NOM	
RI control (multimeter connected between AUX 4.7 VDC test jack and EXT 28V RTN input jack)	Adjust R I for 9.4 (± 0.5) ohms	
R17 (multimeter connected between FILTERED 4.7 VDC test jack and EXT 28V RTN input jack)	Adjust R17 for 10.0 (, 0.5) ohms	
R19 (multimeter connected between +28 VDC test jack and EXT 28V RTN input jack)	Adjust R19 for 93 (, 2) ohms	
INTLK INPUT switch	OFF	
AUX 4.7V LOAD switch	NOM	
+28V LOAD switch	NOM	

### (3) Connect power supply and test fixture

### (4) Turn on all external test equipment and




Figure 4-1. Power Supply 2A1PS1, Test Setup.

b. Test Procedures. Perform tests in the test procedure chart in the order listed. The Item column identifies the individual test to be performed. The Procedure column provides the step-by-step procedures and normal indication for each test. The Reference column locates the fault isolation and troubleshooting

procedures that are to be performed when tests result in abnormal indications.

#### **NOTE**

Unless otherwise specified, all controls, indicators, and jacks are located on the test fixture.

#### c. Test procedure chart.

Sequence no.	Item	Procedure	Reference
1	Power supply turnon	Apply primary power to power supply under test as follows:  a Set dual dc power supply A output to +24.0 (±2.0) V  b. Set 115 VAC switch to ON  c. Simultaneously set AC POWER and AUX AC switches to ON  d. Observe the PS FAULT, VM NO-GO, +VCB, -VCB, and +5 VDC CB indicators are out  e. Connect DVM to the following test jacks and observe indication of 0 (+0.5) Vdc:  (1) FILTERED 4.7 VDC (2) +28 VDC (3) +5 VDC (4) +15 VDC (6) -25 VDC	Paragraph 4-7
2	Auxiliary +4.7 V check	Connect digital voltmeter (DVM) and oscilloscope (scope) inputs to AUX 4.7 VDC test jack. Observe the following: a DVM indicates +4.7 (+0.3) V b. Ripple indication on scope less than 100 mV p-p	If voltage is out of tolerance refer to paragraph 4-39a. If voltage cannot be adjusted and/or ripple level is excessive, refer to paragraph 4-7.
3	Auxiliary +28 V check	Connect DVM and scope inputs to AUX 28V test jack. Observe the following:  a. DVM indicates +28 (+2, -8) V  b. Ripple indication on scope less than 2000 mV p-p	Paragraph 4-7
		4-4	

Sequence no.	ltem	Procedure	Reference
4	Preparation for dc power on	a. Connect 56-,uF, 15-V capacitor checks + terminal to FILTERED 4.7 VDC test jack and - terminal to EXT 28V RTN test jack  b. Set AUX 28V switch to ON	
5	+28V	Connect DVM and scope inputs to +28 VDC test jack and observe the following: ripple level is excessive refer a. DVM indicates +28.00 (+0.05, to paragraph 4-7 -0.06) V	If voltage is out of tolerance refer to paragraph 4-39a If voltage cannot be adjusted and/or
		b. Ripple indication on scope less than 300 mV p-p	
6	+15V check	Connect DVM and scope inputs to +15 VDC test jack and observe the following: ripple level is excessive, refer a. DVM indicates +15.00 (±0.03)V to paragraph 4-	If voltage is out of tolerance refer to paragraph 4-39a. If voltage cannot be adjusted and/or
		b. Ripple indication on scope less than 250 mV p-p.	
7	+5 V check	Connect DVM and scope inputs to +5 VDC test jack and observe the following: ripple level is excessive, refer a. DVM indicates +5.00 (+0.01)V to paragraph 4-	If voltage is out of tolerance, refer to paragraph 4-39a. If voltage cannot be adjusted and/or
		b. Ripple indication on scope less than 100 mV p-p.	
8	Filtered +4.7 V	Connect DVM and scope inputs to FILTERED 4.7 VDC test jack and observe the following: ripple level is excessive, refer a. DVM indicates +4.70 (O.O1)V to paragraph 4-7	If voltage is out of tolerance, refer to paragraph 4-39a. If voltage cannot be adjusted and/or
		b. Ripple indication on scope less than 100 mV p-p.	
9	-15 V check	Connect DVM and scope inputs to -15 VDC test jack and observe the following:	If voltage is out of tolerance, refer to paragraph 4-39a. If voltage cannot be adjusted and/or ripple level is excessive, refer to para-
		a DVM indicates -15.00 (±0.0) V	graph 47.
		b. Ripple indication on scope less than 250 mV p-p.	
10	-25 V check	Connect DVM and scope inputs to -25 VDC test jack and observe the following:	If voltage is out of tolerance, refer to paragraph 4-39a. If voltage cannot be adjusted and/or ripple level is excessive, refer
		a DVM indicates -25.00 (+0.05) V to paragraph 4	
		b. Ripple indication on scope less than 250 mV p-p.	

Sequence no.	ltem	Procedure	Reference
		Note: If PS FAULT indicator lights, set AUX AC switch to OFF and back to ON.	
11	Rated load checks	Set the following load switches to RATED	None
		a -25V LOAD	
		b15V LOAD	
		c. +15V LOAD	
		d +5V LOAD	
		e +28V LOAD	
		f FILTERED 4,7V LOAD	
12	+28 V check	Connect DVM and scope inputs to +28 VDC test jack and observe the following:	Paragraph 4-7
		a. DVM indicates +28 00 (±0.28) V7	
		b Ripple indication on scope less than 300 mV p-p	
13	+15 V check	Connect DVM and scope inputs to F15 VDC test jack and observe the following:	Paragraph 4-7
		a DVM indicates +15.00 ( <u>+</u> 015) V	
		b Ripple indication on scope less than 250 mV p-p	
14	+5 V check	Connect DVM and scope inputs to filter 2AIPS1FLIO and observe the following:	Paragraph -l-7
		a. DVMI indicates +5.00 (±0.15) V	
		b Ripple indication on scope less than 100 mV p-p	
15	Filtered ±4.7 V check	Connect DVM and scope inputs to filter 2AIPS1FLI2 and observe the following:	Paragraph 4-7
		a DVM indicates +4.70 (±0.14) V	
		b Ripple indication oi scope I less than 100 mV p-p	

16	-15 V check	Connect DVM and scope inputs to -15 VDC test jack and observe the following:	Paragraph 4-7
		a. DVM indicates -15.00 (±0.15) V	
		b. Ripple indication on scope less than 250 mV p-p	
17	-25 V check	Connect DVM and scope inputs to -25 VDC test jacks and observe the following:	Paragraph 4-7
		a. DVM indicates -25.00 (±0.25) V	
		b. Ripple indications on scope less than 250 m V p-p	
18	Voltage monitor circuit	Set all load switches to NOM	None
		Caution: When performing the checks in sequence no. 19 and 21, it is necessary to connect power supply outputs to the EXT 28V RTN test jack (ground). To prevent serious damage to the power supply, do not hold connection for more than 0.5 seconds.	
19	Positive voltage monitor	Momentarily jumper +28 VDC no-go check input jack and observe the following:	Paragraph 4-7 test jack to EXT 28V RTN
		PS FAULT and VM NO-GO indicators light	
		<ul> <li>All power supply output voltages, except auxiliary +4.7 V and auxiliary +28 V, indicate 0 Vdc maximum</li> </ul>	
20	Power supply reset	Set AUX AC switch to OFF and back to on and ob- serve that PS FAULT and VM NO-GO indica- tors go out.	Paragraph 4-7
21	Negative voltage monitor	Momentarily jumper -25 VDC no-go check test jack to EXT 28V RTN input jack and observe the following:	Paragraph 4-7
		PS FAULT and VM NO- GO indicators light	

Sequence no.	ltem	Procedure	Reference
		b. All power supply output voltages, except auxiliary +4.7 V and auxiliary +28 V, indicate 0 Vdc maximum	
22	Preparation for power supply interlock check	Set AUX 28V, AC POWER, and AUX AC switches to OFF. Set AUX AC switch back to ON	None
23	Power supply interlock output check	Connect INTERLOCK OUT test jack to AC POWER ON test jack and observe that PS FAULT indicator goes out	Paragraph 4-7
24	Power supply interlock input check	Set INTLK INPUT switch to INTLK and observe that PS FAULT indicator lights	Paragraph 4-7
25	Preparation for crowbar checks	a. Set INTLK INPUT switch None to OFF	
		b. Remove jumper from INTERLOCK OUT and AC POWER ON test jacks	
		c. Set AUX AC and 115 VAC switches to OFF (all test fixture indicators go out)	
		d. Disconnect power supply from test fixture	
		e Remove wires from 2A1PS1A7 pin 6 (fig. 5-18). Leave wires connected together	
		f Connect power supply to test fixture (fig. 4-1)	
		g. Set 115 VAC, AUX AC, and AC POWER switches to ON Verify that power supply output voltages, except auxiliary +4.7 V and auxiliary +28 V, are o Vdc maximum	
		h. Set all load switches to OFF and verify that AUX 28 V switch is set to OFF	
		Note: In sequence no. 26 through 31, the DVM indication must be monitored closely for sudden change.	
		4-8	

Sequence no.	Item	Procedure	Reference
26	Positive voltage crowbar check (+28 V)	<ul> <li>a. Adjust dual dc power supply B output to 0 volts</li> <li>b. Connect dual dc power supply B (+) output to +28 VDC test jack and (-) output to EXT 28V RTN input jack</li> </ul>	If voltage level in e is out of tolerance, refer to paragraph 4-39b. If voltage level cannot be adjusted or DVM indication is not as specified in d, refer to paragraph 4-7
		c Connect DVM input to +28 VDC test jack  d. Slowly increase dual dc power supply B output until DVM indication stops rising or drops suddenly  e. DVM indicates +33.75 (±1.25)	
27	Positive voltage crowbar check (+15 v)	V at point of change  a. Set dual dc power supply B output to 0 volts  b. Set AUX AC switch to OFF then back to ON in e, refer to paragraph 4-7  c. Connect dual dc power supply B (+) output to +15 VDC test jack	If voltage level in f is out of tolerance, refer to paragraph 4-39b. If voltage level cannot be adjusted or DVM indication is not as specified
		d. Connect DVM input to +15 VDC test jack  e. Slowly increase dual dc power supply B output until DVM indication stops rising or drops suddenly  f DVM indicates +18.75	
28	+5 V crowbar check	<ul> <li>(+1.25) V at point of change</li> <li>a. Set dual dc power supply B output to 0 volts</li> <li>b. Set AUX AC switch to OFF then back to ON paragraph 4-7</li> <li>c. Connect dual dc power</li> </ul>	If voltage level in f is out of tolerance, refer to paragraph 4-39b. If voltage level cannot be adjusted or DVM indication is not as specified in e, refer to
		supply B (+) output to +5 VDC test jack  d. Connect DVM input to +5 VDC test jack  e. Slowly increase dual dc power supply B output until DVM indication stops rising or drops suddenly	
		f. DVM indicates +6.5 (-0.5) V at point of change 4-9	

Sequence no.	ltem	Procedure	Reference
29	Positive voltage crowbar check (filtered +4.7 V)	Perform the following operations:  a. Set dual dc power supply	Paragraph 4-7
		B output to 0 volts  b. Set AUX AC switch to OFF then back to ON	
		c. Connect dual dc power supply B (+) output to FILTERED 4.7 VDC test jack	
		d. Connect DVM input to FILTERED 4.7 VDC test jack	
		e. Slowly increase dual dc power supply B output until DVM indication stops rising or drops suddenly	
		f DVM indicates +5.6 (+o.6) V at point of change	
30	Negative voltage crowbar check (-15 V)	Set dual dc power supply B     output to 0 volts	If voltage level in f is out of tolerance, refer to paragraph 4-39b. If voltage level cannot
		<ul> <li>b. Set AUX AC switch to OFF then back to ON to paragraph 4-7</li> <li>c. Connect dual dc power supply B (-) output to -15 VDC test jack and B (+) output to EXT 28V RTN input jack</li> </ul>	be adjusted or DVM indication is not as specified in e, refer
		d. Connect DVM input to -15 VDC test jack	
		Slowly increase dual dc     power supply B output until     DVM indication stops rising     or drops suddenly	
		f DVM indicates -18.75 (±1.25) V at point of change	
31	Negative voltage crowbar check (-25 V)	a. Set dual dc power supply B output to 0 volts	If voltage level in f is out of tolerance, refer to paragraph 4-39b. If voltage cannot be
		b. Set AUX AC switch to OFF then back to ON to paragraph 4-7 c. Connect dual dc power supply B (-) output to -25 VDC test jack	adjusted or DVM indication is not as specified in e, refer
		d. Connect DVM input to -25 VDC test jack	

None

### 4-6. Special Purpose Electrical Cable Assembly Checks and Troubleshooting (fig. 5-9)

Checks and troubleshooting of special purpose electrical cable assemblies consists of a visual inspection of connectors, contacts (pins and sockets), and exterior tubing and continuity checks. Additional troubleshooting may be performed by resistance and hi-pot checks from pin to pin and pin to connector shell. Procedures for removal and replacement of connectors and connector contacts are contained in paragraph 3-47. A typical configuration of special purpose electrical cable assemblies is illustrated in figure 3-5.

#### 4-7. Power Supply 2A1PS1 Troubleshooting Chart

#### a. Troubleshooting Chart

The following chart provides procedures for isolating malfunctions to discrete components and modules. The numbers listed in the Sequence no. column correspond to the sequence numbers in the test procedure chart in paragraph 4-5c. The Symptom column lists the abnormal indications which may occur for the test with the corresponding sequence number. The Probable trouble column lists the discrete component(s) or module(s) most likely to cause the abnormal indication. The Corrective action column contains references to recommended procedures for correcting the trouble. When using standard fault isolation procedures, refer to figures 5-5 and 5-10 and the wire lists in appendix C, volume 2.

Sequence no.	Item	Procedure	Reference
1	a. All of the following indicators light:  (1) PS FAULT	a. A2 or KT	a. Replace A2 (paragraph 4-12) or KI (paragraph 4-19)

Sequence no.	ltem	Procedure	Reference
		(2) VM NO GO (3) +VCB (4) -VCB (5) +5 VDC CB	
	b. Any of the following indi- cators light:	b Probable troubles are as follows:	b. Perform the following corrective action:
	(1 ) PS Fault	(1) A2	(1) Replace A2 (paragraph 4-1 2)
	(2) VM NO-GO	(2) A5	(2) Replace A5 (paragraph 412)
	(3) +VCB	(3) A4	(3) Replace A4 (paragraph 4-12)
	(4) -VCB	(4) A3	(4) Replace A3 (paragraph 4-12)
	(5) +5 VDC CB	(5) A7 or Q1	(5) Replace A7 (paragraph 4-11) or Q1 (paragraph 4-10)
	c. Any of the following com- binations of indicators light	c Probable troubles are as follows:	c Perform the following cor- rective action:
	(I) PS FAULT and VM	(1) VR2, VR3, VR4,	(1) Perform standard fault
	NO-GO VR6, VR7, or VR (2) PS FAULT and +VCB	(2) VR4, VR6, or VR8	isolation procedures (2) Perform standard fault isolation procedures
	(3) PS FAULT and -VCB	(3) V2 or VR3	(3) Perform standard fault isolation procedures
	(4) PS FAULT and +5 VDC CB	(4) VR7	(4) Replace VR7 (paragraph 4-29)
	d. DVNI indications not as d. specified	A2 d, Replace A2 (paragraph 4-12)	
2	a. DVM indication not as specified	a. C4 through C9, R1, R2 R3, CR1, CR2, FLI, VRI, or T1	Perform standard fault isolation procedures
	b. Ripple level excessive	b. VR1	b. Replace VR1 (paragraph 4-15)
3	a. DVM indication not as specified	a. FL2	Perform standard fault     isolation procedures
	b. Ripple level excessive	b. C6, C7, or CS	b Perform standard fault isolation procedures
5	a. DVM indication not as specified	a. A5, A4, FL7, VR4, RI1, R9, A6R7, A6R5, K2, A6CR6, tion procedures C12, L2, A1Z1, A1Z2, A1T1, K1, C1 through C4. or A2	a. Perform standard fault isola-
	b. Ripple level excessive	b. VR4	b. Replace CR4 (paragraph 4-16)
		4-12	

Sequence no.	ltem	Procedure	Reference
6	a. DVM indication not as specified	a. A5, A4, VR6, FL9, R20, R21, or A6CR11	Perform standard fault isolation procedures
	b. Ripple level excessive	b. VR6	b. Replace VR6 (paragraph 4-17)
7	a. DVM indication not as specified	a. A5, A7, Q1 R22, C15, FLS, FL10, FL11, A6R12, A6CR7, C13, L3, A1Z3, A1Z4, ATTI, VR7A6, VR7L1, VR7R3 through VR7R4, VR7C1, VR7C2, VR7C3, VR7Q1, VR7Q2, or VR7CR1	a. Perform standard fault isolation procedures
	b. Ripple level excessive	b. VR7A1	b. Replace VR7A1 (paragraph 4-33)
8	a. DVM indication not as specified	a. A5, A4, VR8, R15, R16, R19, A6CR10, C14, FL12, or CR12	Perform standard fault isolation procedures
	b. Ripple level excessive	b. VR8	b. Replace VR8 (paragraph 4-15)
9	DVM indication not as specified	a. A1Z1 A122, L1, C11, A6R6, FL6, R2, A6R4, A6CR8, R13, R17, A5, A3, or VR3	a. Perform standard fault isolation procedures
	b. Ripple level excessive	b. VR3	b. Replace VR3 (paragraph 4-16)
10	DVM indication not as specified	a. A6CR5, R8, R10, FL5, A3, A5, or VR2	a. Perform standard fault isolation procedures
	b. Ripple level excessive	b. VR2	b. Replace VR2 (paragraph 4-16)
12	DVM indication not as specified and/or ripple level excessive	VR4	Replace VR1 (paragraph 4-16)
13	DVM indication not as specified and/or ripple level excessive	VR6	Replace VR6 (paragraph 4-16)
14	DVM indication not as specified and/or ripple level excessive	VR7A1, VR7Q1, or VR7Q2	Perform standard fault isolation procedures
15	DVM indication not as specified	a CR12 or VR8	Perform standard fault isolation procedures
	b Ripple level excessive	b. VRS	b. Replace VR8 (paragraph 4-15)
16	DVM indication not as specified and/or ripple level excessiv	VR3	Replace VR3 (paragraph 4-16)
17	DVM indication not as specified	VR2	Replace VR2 (paragraph 4-16)

Sequence no.	Item	Procedure	Reference
19	PS FAULT and VM NO-GO indicators do not light aid/or DVM indications 01ot as specified	A2, A4, or A5	Perform standard fault isolation procedures
20	PS FAULT and VMI NO-GO indicators do not go out	A2	Replace A2 (paragraph 4-12)
21	PS FAULT and V NO-GO indicators do not light and/or DVM indications not as specified	A3 or A5	Perform standard fault isolation procedures
23	PS FAULT indicator does not go out	A2	Replace A2 (paragraph A-12)
24	PS FAULT indicator does not light	A2	Replace A2 (paragraph 4-12)
26	DVM indication not as specified	A4 or A2	Perform standard fault isolation procedures
27	DVM indication not as specified	A4	Replace A4 (paragraph 4-12)
28	DVM indication not as specified	A7 or A2	Perform standard fault isolation procedure
29	DVM indication not as specified	A4	Replace A4 (paragraph 4-12)
30	DVM indication not as specified	A3 or A2	Perform standard fault isolation procedures
31	DVM indication not as specified	A3	Replace A3 (paragraph 4-1 2)

Section III. REMOVAL, REPLACEMENT, REPAIR, AND ADJUSTMENTS

#### 4-8. General

Procedures in this section provide instructions for removal and replacement of components, assemblies, and modules of power supply 2AIPS1 and repair of special purpose electrical cable assemblies.

#### NOTE

When performing replacement procedures, use sealant on attaching hardware when a mechanical locking

device (lockwasher, locknut, etc) is not specified.

## 4-9. Instructions for Removal and Replacement of Power Supply 2AIPSI Modules, Assemblies, and Components

Procedures in paragraphs 4-10 through 4-38 apply to modules, assemblies, and components of power supply PSI. Refer to figure 5-10for location of components not indexed in figure 4-2. Upon completion of removal and replacement procedures in paragraph 4-10 through 4-38, perform test procedures in paragraph 4-5.




Figure 4-2 (1). Power Supply 2A IPSI, exploded view (part 1 of 3)

- 1 Nut (2)
- 2 Flatwasher (2)
- 3 Insulating shoulder washer (2)
- 4 Semiconductor (2; 2AIPSIQ1, 2A1PSICR12)
- 5 Lug (2)
- 6 Insulating shoulder washer (2)
- 7 Screw (2)
- 8 Locekwasher (2)
- 9 Flatwasher (2)
- 10 +5 V crowbar 2AIPSIA7
- 11 Screw (16)
- 12 Lockwasher (16)
- 13 Flatwasher (16)
- 14 Module (4: 2ÁIPSIA2, 2AIPSIA3, 2A1PS1A4, 2AIPSIA5)
- 15 Screw (8)
- 16 Locknut (8)
- 17 Flatwasher (8 i0 Flat40.hcr 1'9
- 18 Connector (2; 2AIPSIJI, 2AIPSIJ2)
- 19 Screw
- 20 Lockwasher
- 21 Flatwasher
- 22 Bus bar 2AIPSIW1
- 23 Insulated standoff

- 24 Lockwasher
- 25 Flatwasher
- 26 Screw (14)
- 27 Flatwasher (11t)
- 28 Covet-
- 29 Screw (12)
- 30 Flatwashec (12)
- 31 Voltage regulator (2; 2A1 PS1 VR,R 2A1PS1VR8)
- 32 Screw (16)
- 33 Flatwasher (16)
- 34 Voltage regulator (4; 2AIPSIVR2, 2AIPS1VR3, 2AIPS1 VR4, 2AIPS1VR6)
- 35 Nut (12)
- 36 Lockwasher (12)
- 37 Filter (12, 2AIPSIFLI through 2AIPSIFL12)
- 38 Screw (2)
- 39 Lockwasher (2)
- 41 Component assembly 2A1PS1A6
- 42 Screw (3)
- 43 Lockwasher (3)
- 44 Flatwasher (3)
- 45 Relay 2A1IPS1K1




Figure 4-2 (2). Power Supply 2A1PS1, exploded view (part 2 of 3).

- 47 Flatwasher (14) 48 Cover 49 Screw (4) 50 Flatwasher (4) 51 Transformer rectifier assembly 2AIPSIA1 52 Screw (4)
- 53 Flatwasher (4) 54 Diode assembly (2; 2AIPSIAIZ3, 2AIPSIAIZ4)
- 55 Screw (2) 56 Flatwasher (2)

46 Screw (14)

- 57 Diode assembly (2; 2AIPSIAIZ1, 2AIPSIAIZ2)
- 58 Screw
- 59 Locknut
- 60 Flatwasher
- 61 Transformer 2ATPSIT1
- 62 Nut (5)
- 63 Lockwasher (5) 2AIPSIVR7

- 64 Flatwasher (5)
- 65 Capacitor (5, 2AIPSICI through 2AIPSIC5)
- 66 Screw
- 67 Locknut
- 68 Flatwasher
- 69 Inductor 2AIPSIL3
- 70 Screw (2)
- 71 Lockwasher (2)
- 72 Flatwasher (2) 73 Inductor (2; 2AIPSILT, 2AIPSIL2) 74 Relay 2AIPS1K2
- 75 Screw
- 76 Flatwasher
- 77 Heat sink 2AIPSIMP4
- 78 Screw (5)
- 79 Flatwasher (5)
- 80 +5 V switching regulator




Figure 4-2 (3). Power Supply 2A1PS1, exploded view (part 2 of 3).

81 Nut	102	Screw (4)
82 Lockwasher		Lockwasher (4)
83 Flatwasher	104	Flatwasher (4)
84 Insulating shoulder washer	105	Resistor (2; 2A1PS1VR73, 2A1PS1VPSR4)
85 Diode 2AIPSIVR7CRI	106	Screw (4)
86 Lug	107	Lockwasher (4)
87 Insulating shoulder washer	108	Flatwasher (4)
88 Nut	109	Bus bar (2; 2A1PS1VR7W1, 2A1PS1VPSR7W2)
89 Flatwasher	110	Insulated standoff (4i
90 Insulating shoulder washer	111	Lockwasher (4)
91 Transistor 2A1PS1VR7Q2	112	Flatwasher (1)
92 Insulating shoulder washer	113	Capacitor 2A1PS1VR7C3,
93 Screw	114	Screw
94 Flatwasher	115	Clip
95 Locknut	116	Screw (4)
96 Flatwasher	117	Lockwasher(4)
97 Inductor 2AIPS1VR7LI	118	Flatwasher (1)
98 Screw (4)	119	Capacitor bracket
99 Lockwasher (1)	120	Capacitor 2A1PS1VR7C1
100 Flatwasher (4)	121	Capacitor 2A1PS1VR7C2
101 Regulator controller assembly 2A1PS1VR7A1	122	Transistor
2A1PS1VR7Q1		
4-10. Removal and Replacement Semi-conductors		capacitor 2A1PS1R15 fro

### 4-10. Removal and Replacement Semi-conductors 2A1PS1CR12 and 2A1PS1Q1 (fig. 4-9,)

#### a. Removal

#### NOTE

When removing semiconductor 2A1PS1Q1, do not remove resistor 2A1PS1R22 or capacitor 2A1PS1R15 from 2A1PS1Q1 terminals.

- (1) Tag and unsolder wires from semi conductor and lug.
- (2) Remove nut (1), flatwasher (2), insulating shoulder washer (3), semiconductor (4), lug (5) and insulating shoulder washer (6)

#### b. Replacement

#### **NOTES**

- 1. Before insulating semiconductor 2A1PS1Q1, attach replacement resistor 2A1PS1R22 and capacitor 2A1PS1C15 to transistor terminals.
- 2 Apply a thin coating of insulating compound to insulating shoulder washer (3) and (6) before installing
- (1) Attach semiconductor (4) to mounting bracket using lug (5), insulating shoulder washer (6) and (3) flatwasher (2), and nut 1)
- (2) Solder tagged wires to proper semiconductor terminals and lug.

### 4-11. Removal and Replacement of +5V Crowbar 2A1PS1A7

#### a. Removal

- (1) Tag and remove wires from terminals of +5 V crowbar A7
- (2) Remove two screws (7), lockwashers (8), and flatwashers (9); remove +5 V crowbar A7 (10)

#### b. Replacement

- (1) Attach +5 V crowbar A7 (10) to bracket using two flatwashers (9), lockwashers (8, and screws (7)
- (2) Solder tagged wires to proper terminals of +5 V crowbar A7.

### 4-12. Removal and Replacement of Modules 2A1PS1A2 through 2A1PS1A5

#### a. Removal

- (1) Tag and unsolder wires from assembly terminals.
- (2) Remove four screws (11), Lockwashers (12) and flatwashers (13); remove assembly (14)

#### b. Replacement

- (1) Attach assembly (14) to bracket using four flatwashers (13) Lockwashers and screws (11).
- (2) Solder tagged wires to proper assembly terminals.

### 4-13. Removal and Replacement for Connectors 2A1PS1J1 and 2A1PS1J2.

#### a. Removal

- (1) Tag and remove wires and contacts from connector.
- (2) Remove four screws (15), locknut s (16), and flatwashers (17); remove connector (18)

#### b. Replacement

- (1) Attach connector (18) to bracket using four flatwashers (17), locknuts (16), and screws (15)
- (2) Insert tagged wires and contacts into connector.

### 4-14. Removal and Replacement of Bus Bar 2A1PS1W1

#### a. Removal

- (1) Unsolder wires from bus bar W1.
- (2) Remove scr4ew (19), lockwasher (20), and flatwasher (21); remove bus bar W1 (22). If insulated standoff; remove lockwasher (24) and flatwasher (25)

#### b. Replacement

(1) If insulated standoff (23) has been removed, attach insulated standoff, flatwasher (25), and lockwasher (24) to power supply chassis. Attach bus bar W1 (22) to insulated standoff (23) using flatwasher (21), lockwasher (20), and screw (19)

### (2) Solder wires to bus bar W1

# 4-15. Removal and Replacement of Voltage Regulators 2A1PS1VRA1 and 2A1PS1VR8 (fig 4-2)

#### a. Removal

- (1) Remove 14v screws (26) and flatwashers (27); remove cover (28).
- (2) Tag and unsolder wires from terminals of voltage regulator
- (3) Remove six screws (29), and flatwashers, (30), remove voltage. Regulator (31) with discrete components (s) attached..

### b. Replacement

### **NOTE**

Before installing replacement voltage regulator, mount discrete components on voltage regulator. Refer to figures 5-5 and 5-10 for reference designations and location

- (1) .attach voltage regulator (31); to power supply chassis using six flatwashers (30) and screws (29-).
- (2) Solder tagged wires to voltage regulator terminals.
- (3) attach cover (28) using 14 flatwashers (27) and screws (26). Do not use two corner holes adjacent to power supply -mounting plate.

### 4-16. Removal and Replacement of Voltage Regulators 2A1PS1VR2, 2A1PS1VR3, 2A1PS1VR4, AND 2A1-S1VR6

### a. Removal

- (1) Remove 14 screws (26) and flatwashers (27); remove cover (28).
- (2) Tag and unsolder wires from voltage regulator terminals

# (3) Remove four screws (32) and flatwasher (38); remove voltage regulator (34) with discrete components (s) attached

### b. Replacement

#### NOTE

Before installing voltage regulator, mount discrete components on replacement voltage regulator. Refer to figure 5-5b and 5-10 for reference designations locations.

- (1) Attach voltage regulator (34) to power supply chassis using four flatwashers (33) and screws (32)
- (2) Solder tagged wires to voltage regulator terminals.
- (3) Attach cover (28) using 14 flatwashers (27) and screws (26). Do not use corner holes adjacent to power supply mounting plate.

# 4-17. Removal and Replacement of Filters 2A1PS1FL1 through 2A1PS1FL12 (fig 4-2)

When performing removal and replacement procedures for filters FL1, FL2, FL4 through FL7, FL9, or FL12, remove and replace cover (28). For filters FL3, FL8, FL10, or FL11, remove and replace cover (48)

#### a. Removal

- (1) Remove 14 screws (26) or (46) and flatwashers (27) or (47); remove cover (28) or (48)
  - (2) Unsolder wires from filter terminals
- (3) Remove nut (35) using Lockwasher (36) and nut (35)

### b. Replacement

- (1) Attach filter 37) using lockwasher (36) and nut (35)
  - (2) Solder wires to filer terminals

(3) Attach cover (28) or (48) using 14 Flatwashers (27) or (47) and screws (26) or (46). Do not use two corner holes adjacent to power supply mounting plate.

# 4-18. Removal and Replacement of Component Assembly 2A1PS1A6 (fig. 4-2)

#### a. Removal

- (1) Remove 14 screws (26) and flatwashers (27); remove cover (28).
- (2) Tag and unsolder wires from component assembly A6 terminals.
- (3) Remove two screws (38), lockwashers (39), and flatwashers (40); remove component assembly A6 (41).

### b. Replacement

- (1) Attach component assembly A6 (41) to power supply chassis using two flatwashers (40), lockwashers (39), and screws (38).
- (2) Solder tagged wires to component assembly A6 terminals.
- (3) Attach cover (28) using 14 flatwashers (27) and screws (26). Do not use two corner holes adjacent to power supply mounting plate.

# 4-19. Removal and Replacement of Relay 2A1PS1K1 (fig. 4--2)

### a. Removal

- (1) Remove 14 screws (46) and flat washers (47): remove cover (48).
- (2) Tag and unsolder wires from relay terminals.
- (3) Remove 14 screws (26,) flatwashers, (27); remove cover (28).
- (4) Remove three screws (42), lockwashers (43), and flatwashers (44); remove relay K1 (45).

### b. Replacement

### NOTE

Before installing relay K1, attach diode 2A1PS1CR3 to pin X1 and X2 of relay K1I. Refer to figure 5-10 for polarity.

- (1) Attach relay K 1 (45) to power supply chassis using three flatwashers (44), lockwashers (43), and screws (42)
- (2) Solder tagged wires to relay K1 terminals.
- (3) Attach cover (48) using 14 flatwashers (47) and screws (46).
- (4) Attach cover (28) using 14 flatwashers (27) and screws (26). Do not use two corner holes adjacent to power supply mounting plate.

# 4-20. Removal and Replacement of Transformer Rectifier Assembly 2A1PS1A1 (fig. 4-2)

#### a. Removal

- (1) Remove 14 screws (46) and flatwashers (47); remove cover (48).
- (2) Remove four screws (49) and flatwashers (50). Carefully remove transformer rectifier assembly A1 (51) from power supply chassis.
- (3) Tag and unsolder all input and output leads from transformer rectifier assembly A1 terminals.

### b. Replacement

(1) Solder tagged wired to transformer rectifier assembly A1 terminals

### **CAUTION**

Insure that wiring is clean when installing transformer rectifier assembly A1 in power supply chassis.

(2) Attach transformer rectifier assembly A1 (51) to power supply chassis using four flatwashers (50

(3) Attach cover (48) using 14 flatwashers (47) and screws (46). Do not use two comer holes adjacent to power supply mounting plate.

# 4-21. Removal and Replacement of Diode Assemblies 2A1PS1A1Z3 and 2AIPSIAIZ4 (fig. 4-2)

### a. Removal

- (1) Remove cover and transformer rectifier assembly as described in 4-20a(1) and (2).
- (2) Tag and unsolder wires from diode assembly terminals.
- (3) Remove two screws (52) and flatwashers (53); remove diode assembly (54) from transformer rectifier assembly 2A1PS1A1 (51).

### b. Replacement

- (1) Attach diode assembly (54) to transformer rectifier assembly 2A1PS1A1 (5i) using two flatwashers (53) and screws (52).
- (2) Solder tagged wires to diode assembly terminals.
- (3) Install transformer rectifier assembly 2AIPS1AI and cover as described in 4-20b(2) and (3).

# 4-22. Removal and Replacement of Diode Assemblies 2AIPSIA1Z1 and2AIPSIAIZ2 (fig. 4-2)

#### a. Removal

- (1) Remove cover and transformer rectifier assembly as described in 4-20a(1) and (2).
- (2) Tag and unsolder wires from diode assembly terminals.
- (3) Remove screw (55) and flatwasher (56); remove diode assembly (57) from transformer rectifier assembly 2AIPS1A1 (51).

### b. Replacement

- (1) Attach diode assembly (57) to transformer rectifier assembly 2A1PSIA1 (51) using flatwasher (56) and screw (55).
- (2) Solder tagged wires to diode assembly terminals.
- (3) Install transformer rectifier assembly 2AIPSIA1 and cover as described in 4-20b(2) and (3).

# 4-23. Removal and Replacement of Transformer 2AIPSITI (fig. 4-2)

### a. Removal

- (1) Remove 14 screws (46) and flatwashers (47); remove cover (48).
- (2) Tag and unsolder wires from transformer TI terminals.
- (3) Remove screw (58), locknut (59), and flatwasher (60): . remove transformer T1 (61).

### b. Replacement

- (1) Attach transformer T1 (61) to power supply chassis using flatwasher (60), locknut (59), and screw (58).
- (2) Solder tagged wires to transformer T1 terminals, (3) Attach cover (48) using 14 flatwashers (47) and screws (46).

## 4-24. Removal and Replacement of Capacitors 2AIPSICI through 2A1PS1C5 (fig. 4-2)

#### a. Removal

- (1) Remove 14 screws (46) and flatwashers (47); remove cover (48).
- (2) Tag and unsolder wires from capacitor terminals.
- (3) Remove nut (62), lockwasher (63), and (flatwasher (64), remove capacitor (65).

### b. Replacement

- (1) Attach capacitor (65) to power supply chassis using flatwasher (64), lockwasher (63), and nut (62)
  - (2) Solder tagged wires to capacitor terminals.
- (3) Attach cover (48) using 14 flatwashers (47) and screws (46). Do not use two corner holes adjacent to power supply mounting plate.

# 4-25. Removal and Replacement of Inductor 2A1PS1L3 (fig 4-2)

### a. Removal.

- (1) Remove 14 screws (46) and flatwasher (47); remove4 cover (48).
- (2) Tag and unsolder wires from inductor L3 terminals.
- (3) Remove screw (66) locknut (67) and flatwashers (68); remove inductor L3 (69

### b. Replacement

- (1) Attach inductor (73) to power supply chassis using flatwasher (72), lockwasher (71), and screw (70).
- (2) Solder tagged a. wires to inductor L3 terminals..
- (3) Attach cover (48) using 14 flatwashers (47) and screws (47). Do not use two corner holes adjacent to power supply mounting plate.

# 4-27. Removal and Replacement of Relay 2A1PS1K2 (fig. 4-2)

#### a. Removal

- (1) Remove 14 screws (26) and flatwashers (27); remove cover (28).
- (2) Unsolder relay K2 leads from terminals 2A1PS1E4 through 2A1PS1E9.
- (3) Note position of relay index tab, and carefully pull relay K2 (74) from heat sink 2A1PS1MP4.

### b. Replacement

- (1) Carefully insert relay K2 (74) into beat sink 2A1PS1MP4 (77). Insure that index that is in same position as noted in removal of tab.
- (2) Solder leads of relay K2 to proper terminals (refer to figure 5-5 for connections).
- (3) Attach cover (28) using 14 flatwashers (27) and screws (26). Do not use holes adjacent to power supply mounting plate.

# 4-28. Removal and Replacement of Heat Sink 2A1FSIAP4 (fig. 4-2.

### a. Removal.

(1) Remove K2 as described in 4-276a.

- (2) Remove 14 screws (46) and flatwashers (47); remove cover (48),
- (3) Remove screw (75)) and flatwasher (76); remove cover heat sink MP4 (77)

### b. Replacement

- (1,) Attach heat sink MP4 (77) to power supply chassis using flatwasher (76) and screw (75).
- (2) Attach cover (48) using 14 flatwashers (47) and screws (46).
- (3) Install relay 2AiPS1K2 and cover as described in 4—27b.

# 4-29. Removal and Replacement of +5V Switching Regulator 2A1PS1VR7 (fig. 4--2)

#### a. Removal

- (1) Remove 14 screws (46) and flatwashers (47); remove cover (48).
- (2) Tag and unsolder all input and output wires from +5 V switching regulator VR7 terminals.
- (3) Remove five screws (78) and flatwashers ('47); remove +5 V switching regulator VR7 (80)

### b. Replacement

- (1) Attach +5 V switching regulator VR7 (80) to power supply chassis using five flatwashers (79) and screws (78).
- (2) Solder tagged wires to 45 V s regulator VR7 terminals.
- (3) Attach cover (48) using 14 flatwashers (47) and screws (46). Do not use two corner holes adjacent to power supply mounting plate.

# 4-30. Removal and Replacement of Diode 2A1PS1VR7CR1 (fig. 4-2)

#### a. Removal

- (1) Remove +5 V switching regulator 2A1PS1VR7 as described in 4-29a.
- (2) Tag and unsolder wires from diode CR1 and lug.
- (3) Remove nut (81), lockwasher (82), flatwasher (83), and insulating shoulder (84); remove diode CR1 (85). lug (86), and insulating shoulder washer (87).

### b. Replacement

#### NOTE

Before installing diode CR1. apply thin coating of insulating compound to insulating shoulder washers (84) and (87).

- (1) Attach insulating shoulder washer (87), lug (86) and diode CR1 (85) to base using insulating shoulder washer (83), lockwasher (82), and nut (81)
- (2) Solder tagged wires to lug and diode CR1.
- (3) Install +5 V switching regulator 2A1PS1VR7 in power supply chassis 3s described in 4-29b.

# 4-31. Removal and Replacement of Transistor 2A1PS1VR7Q2 (fig. 4-2)

### a. Removal

- (1) Remove +5 V switching regulator 2A1PS1VR7 as described in 4-29a.
- (2) Tag and unsolder wires from transistor Q2 terminals.
- (3) Remove nut (88), flatwasher (89) and insulating shoulder washer (90); 1.remove transistor Q2 (91), with resistor 2A1PS1VR7R2 attached, and insulating shoulder washer ('92).

#### b. Replacement

#### NOTE

Before installing transistor Q2, apply a thin coat of insulating compound to insulating sho9ulder washers (90) and (92)

- (1) Attach insulating shoulder washer (892) and transistor Q2 (91) to mounting shoulder washer (90), flatwasher (89), and nut (88).
- (2) Solder tagged wires and replacement resistor 2A1PS1VR7R2 to proper transistor Q2 terminals.
- (3) Installed +5 V switching regulator 2A1PS1VR7 as described in 4-29b.

# 4-32. Removal and Replacement of Inductor 2A1PS1VR7L1 (fig 4-2)

#### a. Removal.

- (1) Remove +5 V switching regulator 2A1PS1VR7 as described in 4-29a.
- (2) Tag and unsolder wires from regulator controller assembly A1 terminals.
- (3) Remove screws (93), lockwashers (94), Locknut, flatwashers (96); remove regulator inductor L1 (97).

### b. Replacement

- (1) Attach inductor L1 (97) using flatwasher (96), locknut (95), flatwasher (94) and screw (93).
- (2) Solder tagged wires to inductor L1 terminals.
- (3) Install +5 V switching regulator 2A1PS1VR7 as described in 4-29b.

# 4-33. Removal and Replacement of Regulator Controller Assembly 2A1PS1VR7A1 (fig 2)

### a. Removal

- (1) Remove +5 V switching regulator 2A1PS1VR7 as described in 4-29a.
- (2) Tag and unsolder wires from regulator controller assembly terminals.

### b. Replacement

- (1) Attach regulator controller assembly A1 (101) to the mounting bracket using four flatwashers (100), lockwashers (99), and screws (98).
- (2) Solder tagged wires to regulator controller assembly A1 terminals.
- (3) Install +5 V switching regulator 2A1PS1VR7 as described in 4-29h.

# 4-34. Removal and Replacement of Resistors 2A1PS1VR7R3 and 2A1PS1VR7R4 (fig. 4-2)

#### a. Removal

- (1) Remove +5 V switching regulator 2A1PS1VR7 as described in 4-29a.
  - (2) Unsolder wires from resistor terminals.
- (3) Remove two screws (102), lockwashers (103), and flatwashers (104); remove resistor (105).

### b. Replacement

- (1) Attach resistor (105) to mounting base using two flatwashers (104), lockwashers (103), and screws (102).
  - (2) Solder wires to resistor terminals.
- (3) Install +5 V switching regulator 2A1PS1VR7 as describe in 4-295b.

# 4-35. Removal and Replacement of Bus Bars 2A1PS1VR7WI and 2A1PS1VR7W2 and Insulated Standoffs (fig. 4-2)

The following removal and replacement procedures include removal and replacement of

the insulated standoffs. Remove and replace bus bar or insulated standoff as required.

### a. Removal

- (1) Remove +5 V switching regulator 2AIPSIVR7 as described in 4-29a.
- (2) Unsolder wires from bus bar only if bus bar is to be replaced.
- (3) Remove two screws (106), lockwashers (107), and flatwashers (108); remove bus bar (109).
- (4) Remove two insulated standoffs (110), lockwashers (111), and flatwashers (112).

### b. Replacement

- (1) Attach two flatwashers (112), lockwashers (111), and insulated standoff (110) to mounting base.
- (2) Attach bus bar (109) to insulated standoffs (110) using two flatwashers (108), lockwashers (107), and screws (106).
- (3) Solder wires to bus bar if bus bar was replaced.
- (4) Install +5 V switching regulator 2AIPSIVR7 as described in 4-29b.

# 4-36. Removal and Replacement of Capacitor 2A1PS1VR7C3 and Clip (fig. 4-2)

#### a. Removal

- (1) Remove +5 V switching regulator 2AIPSIVR7 as described in 4-29a.
- (2) Unsolder capacitor C3 leads from diode 2A1PS1VR7CR1 and transistor 2AIPSIVR7Q2. Remove capacitorC3 (113) from clip (115).
- (3) Remove screw (114) and clip (115) from capacitor bracket (119).

### b. Replacement

- (1) Attach clip (115) to capacitor bracket (119) using screw (114).
- (2) Place capacitor C3 (113) in clip (115). Solder capacitor C3 leads to diode 2A1PS1VR7CR1 and transistor 2A1PS1VR7Q2.
- (3) Install +5 V switching regulator 2A1PS1VR7 as described in 4-29b.

# 4-37. Removal and Replacement of Capacitors 2A1PS1VR7C1 and 2AIPSIVR7C2 (fig. 4-2)

The following removal and replacement procedures provide the necessary instructions for replacing capacitors C1 and C2. The capacitors are bonded to the capacitor bracket with epoxy adhesive.

### a. Removal

- (1) Remove +5 V switching regulator 2A1PSIVR7 as described in 4-29a.
- (2) Remove capacitor 2A1PSIVR7C3 (113) from clip (115). Do not unsolder capacitor C3 leads.
- (3) Tag and unsolder wires from capacitor C1 and C2 terminals.
- (4) Remove four screws (116), lockwashers (117), and flatwashers (118); remove capacitor bracket (119) with capacitors C1 (120) and C2 (121) attached.
- (5) Remove faulty capacitor from capacitor bracket and clean all epoxy adhesive residue from capacitor bracket.

### b. Replacement

- (1) Apply thin film of epoxy adhesive to bonding surfaces of replacement capacitor and capacitor bracket. Press surfaces together firmly.
- (2) Cure epoxy adhesive in precision oven for 2 hours minimum at  $165^{\circ}$  (+5°)F or 7 days at room temperature of 750 (+-5°)F.

- (3) Attach capacitor bracket (119) to mounting base using four flatwashers (118), lockwashers (117) and screws (116).
- (4) Solder tagged wires to terminals of capacitors C1 (120) and C2 (121).
- (5) Insert capacitor 2A1PS1VR7C3 into clip (115).
- (6) Install +5 V switching regulator 2A1PS1VR7 as; described in; 4-29b.

# 4-38. Removal and Replacement of Transistor 2A1PS1VR7Q1 (fig. 4--2)

### a. Removal

- (1) Remove -+-5 V Switching regulator 2A1PS1VR7 as described in 4-29a.
- (2) Tag and unsolder wires from transistor terminals.
- (3) Remove transistor Q1 (122) with resistor 2A1PS1VR7R1 attached.

### b. Replacement

- (1) Screw transistor Q1 (122) into mounting base.
- (2) Solder resistor 2A1PS1VR7R1 and tagged wires to proper transistor Q1 terminals.
- (3) Install +5 V switching regulator 2A1PSVIR7 as described in 4-29b.

# 4-39. Special Purpose Electrical Cable Assembly Repair

Repair of special purpose electrical cable assemblies is limited to replacement of connectors or connector contracts. A typical -configuration of single and multiconductor shielded cable is illustrated in figure 3-5. Refer to figure 5-9 for special purpose electrical cable assembly wiring. Paragraph 3-47 lists the cable contact tools. Proceed as described in paragraph 3--47a and, use standard maintenance practices when replacing, connector contacts..

#### **WARNING**

Power supply 2A1PS1 contains voltages which may cause DEATH or SERIOUS INJURY. Be careful when making adjustments.

### **CAUTION**

Some of power supply 2A1PS1 adjustments are very close to exposed pins and terminals. Use extreme caution when making adjustments to prevent damage to power supply 2A1PS1.

### 4-40. Power Supply 2A1PS1 Adjustments (fig. 5 10)

Procedures contained in this paragraph provide instructions for adjusting power supply voltages .and crowbar thresholds. These adjustments are made in conjunction with test procedures and after replacement of modules.

a. Power Supply 2A1PS1 Voltage Adjustment Chart. The following chart lists the power supply voltage adjustments with the corresponding potentiometers. The numbers listed in the Sequence no. column correspond to the sequence numbers in the test procedure chart (paragraph 1-5c) for tests in which voltage adjustments are recommended. The Potentiometer column lists the reference designation of the potentiometer to be adjusted. The DVM indication column lists the voltage requirement of each adjustment. Refer to figure 5-0 for potentiometer locations.

Sequence no.	Potentiometer	D' indica	VM ation	ı (V)
2 5 6 7	VR1R13 VR4R14 VR6R14 VR7AIR13	+4.69 +27.94 +14.97 +4-99	to to to	+4.71 +28.05 +15.03 +5.01
8 9 10	VR8R13 VR3R14 VR2R14,	+4 69 +14 97 -24.95	to to to	+4.71 -15.03 -25.05

b. Power Supply 2A1PS1 Crowbar Adjustment C1iart. The following chart lists the adjustments required to set each crowbar threshold to the proper level. The numbers listed in the Sequence no. column correspond to the sequence numbers in the test procedure chart (paragraph 4-5c) for tests in which crowbar adjustments are recommended. The Potentiometer column lists the reference designation of the potentiometer associated with each crowbar. The DVM indication column lists the acceptable voltage range of each adjustment. It may be necessary to repeat

Sequence no	. Potentiometer	D\ indica	/M ation (	(V)
26	V4R14	+32.5	to	+35.0
27	V4R14	+17.5	to	+20.0
28	V7R7	+6.07	to	+7.0
30	V3R16	-17.5	to	-20.0
31	V3R16	-29.0	to	-31.0

### Section IV. DEPOT OVERHAULS STANDARDS

### 4-41. Applicability of Depot Overhaul Standards

The tests outlined in this section are designed to measure the performance capability of a repaired equipment. Equipment that is to be returned to stock should meet the standards given in these tests.

### 4-42. Applicable References

a. Repair Standards. Applicable procedures and the general standards for repaired electronic equipment are given in TB S1G 355-1, Depot Inspection Standard for Repaired Signal Equipment; TB S1G 355-2, Depot Inspection Standard for Refinishing Repaired Signal Equipment; and TB S1G 355-3, Depot Inspection Standard for Moisture and Fungus Resistant Treatment and TM, -6625?441-45-1 the procedures of the referenced sequence number to obtain the desired results. Refer to figure -5-10 for potentiometer locations.

form a part of the requirements for testing the equipment.

b. Modification Work Orders. Perform all applicable modification work orders pertaining to this equipment before making the tests specified. DA Pam 310-7 lists all current MWO's.

### 4-43. Test Facilities Required

The test facilities required are identical to those specified in paragraph 4-2.

### 4-44. Test Procedures

Test procedures are the same as the confidence check and automatic self test procedures in TM 11-6625-2441-12. Acceptable standards of performance for depot overhaul are the same as those given in these tests.

### **APPENDIX A**

### **REFERENCES**

The following publications contain information applicable to the operation and maintenance of Test Set, Navigational Computer-Control Indicator AN/ASM-386.

DA Pam 310-4	Military Publications: Index of Technical Manuals, Technical Bulletins, Supply Manuals (types 7, 8, and 9), Supply Bulletins, and Lubrication Orders.
DA Pam 310-7	U.S. Army Equipment Index of Modification Work Orders.
TM 11-6625-2441-12	Operator's and Organizational Maintenance Manual: Test Set, Navigational Computer-Control Indicator AN/ASM-386.
TM 11-6625-2441-20P	Organizational Maintenance Repair Parts and Special Tools List: Test Set, Navigational Computer-Control Indicator AN/ASMA386.
TM 11-6625-2441-45P	General Support and Depot Maintenance Repair Parts and Special Tools List: Test Set, Navigational Computer-Control AN/ASM-386.

## APPENDIX B PROGRAM LISTING

#### Section I. INTRODUCTION

### B-1. General

This appendix contains the self-test program listing in section II. This section contains a list of column headings used in the listing, with explanations of entries and definitions of abbreviations and symbols used.

### **B-2. Program Listing Column Heading and Entries**

Column headings and entry definitions are listed in a below. Abbreviations and symbol definitions are listed in b below.

a. Column Heading Listing

Column heading

**Entry** 

TEST NO.

A four-digit, two-part test indication displayed on the LCU front panel TEST NUMBER indicator. The two most significant digits from 00 through 99 indicate the major test being performed. The two least significant digits from 00 through 99 indicate the minor test, the lower order of the major test being performed.

**DEC1SION** 

Any digit from 1 through 12. A 1 LEVEL indicates that all previous tests have been successfully completed; i.e., this is the first decision level for each test. When applicable test conditions exist, a yes/no or go/no-go decision must be made. A 2 or subsequent number indicates the lower order test condition at which that decision is made.

TEST/FAULT NUMBER The entry in this column is an alpha numeric code indicating a test or a fault location, test sequence number, and no-go flag state. A T denotes a test, and an F denotes a fault location. The number portion identifies the test sequence. Tests and related faults carry the same test sequence number.

A1phabetical suffixes, N or G, are used to denote a program no-go flag or program-go-condition. The number of times a N or a G is repeated is a history of decisions made within the test sequence. A numeric suffix, if used, denotes a decision that is not based upon a program no-go flag; i.e., an inprocess self-test fault. The numeric suffix and alphabetical suffix are separated by a point symbol.

SELF-TEST PROGRAM This column contains test or fault description, LCU front panel indications, and corrective action instructions. The self-test program listing is divided into parts in accordance with the portion of the test set being tested. Each division of the listing is titled and the title enclosed in a box made up of asterisks. The test/fault description is on the same line as its test/fault number. If more than one line is required for the description, the second and subsequent lines are not indented. Signal routing information is subscripted. description of test set operation for each test or fault is indented two spaces. The chart that follows. indented nine spaces, lists the LCU front panel TEST STATUS indications and REGISTERS display with the assemblies to be replaced for the listed indications.

REMARKS

The remarks column provides additional information for the listed test/fault data. A remarks entry in line with a test/fault test set operation description provides information about the state of the test set during the

Column heading Entry Abbreviations **Definitions** or Symbol operation. A remarks entry in line with an assembly replacement listing gives EIP External input further information concerning the cause **EIPA** External input from A register a malfunction should assembly **EMJT** Instruction code Enable replacement fail to correct ΕN EOP External output malfunction. **EOPA** External output from A register b. Abbreviations and Symbol Definitions **EOTF** Instruction code **EVPC** Instruction code Abbreviations **Definitions** EXM External memory or Symbol **EXMW** External memory word **EXT** External **AANC** Instruction code FF flip-flop Function **ADDR FUNC** Address GDATC Control-indicator signal **AMP** Amplifier Logic "AND" function AND GEN Generate AREG A register **GINT** Instruction code Automatic **GREG AUTO** G register Computer analog signal AZ. C. G. S. Computer analog signal B register clock **GSPU** Gyro stabilized platform unit **BCLK BNMJ** Instruction code GSP1 Instruction code Branch GSP3 Instruction code BR **BREG** B register NEX Hexidecimal Instruction code **HMFL BRMJ** Instruction code **BRNO** Instruction code IBT Instruction bit time B. T. Bit time Input IN **BUFF** Buffer INB Inhibit CANT Cannot INCM Instruction code CC Clock counter INH Inhibit **CCBT** Count complete bit time **INMX** Input multiplexer **CFLG** Computer flag INST Instruction CH Check INTF Interface CHAN Channel I/O Input/Output LACW CIAR Character Instruction code Control indicator unit LCU Logic conditioning unit CIU CIU1 Instruction code LD Load CIU2 Instruction code LDAB Instruction code **LDCA** Instruction code CL Clear CLK Clock **LDCE** Instruction code **CMAB** Instruction code LDC1 Instruction code **CMPLT** Complete **LDCM** Instruction code Counter CNTR LDCP I Instruction code COIMP Computer **LDMB** Instruction code CP Computer register LDS1 Instruction code **CREG** C register LOC Location Computer analog signal LQJD Instruction code D. A. Instruction code DC1U L. S. Computer analog signal DEF **Defines** LSB Least significant bit **DEIP** Instruction code LSD Least significant digit Computer analog signal **LSHD** Least significant hexidecimal digit DFV **DIFF** Different LSOD Least significant octal digit Discrete input word-holding register DIHR **LVWC** Instruction code DISC Discrete LXMB Instruction code Major branch comparator **DNCU** Instruction code MABC **DOWD** Discrete output word MAJ Major DR Driver MAL Malfunction **DSPL MATR** Display Major test address register **DSTS** Instruction code MDPL Map display bit field Computer register MEM Memory EΑ Computer register **MFIL** Instruction code ΕB **EIOPB** External input/output from/to B register **MIBC** Minor branch comparator MIN Minor MISC Miscellaneous MSB Most significant bit

or Symbol		or Symbol	Definitions
MSD	Most significant digit	SAT	Saturation
	Most significant hexidecimal digit	SB	Significant bit
	Most significant octal digit	SCU	Signal conditioning unit
	Minor test counter	SCWM	Instruction code
	Miscellaneous test word number 1	SDRG	Instruction code
	Multiplexer	SEG	Segment
	Instruction code	SEL	Selected
	Network	SHT S1CP	Short Instruction code
	Instruction code Instruction code	S1G	Significant
	Octal	S1IC	Instruction code
	Operation(s)	S1M	Simulated
	Logic "OR" function	S1NC	Instruction code
	Parallel enable	S1NM	Instruction code
PJB	Computer buffered EB register	S1NP	Instruction code
PLS	Pulse	S1OC	Instruction code
	Power on reset	SLMA	Instruction code
	Position fix	SLMC	Instruction code
	Preamplifier	SMFL	Instruction code
	Read and compare	SREM	Instruction code
	Instruction code	SRT	Start
	Instruction code	SS1D SS1O	Instruction code
	Instruction code	SS10 ST	Instruction code Self-test
	Instruction code Instruction code	STATE 2	Tape search fast reverse
	Instruction code	STATE 3	Tape search slow forward => approach to found
RCCM	Instruction code	OTATES	location
	Instruction code	STCL	Instruction code
RCDW	Instruction code	STOP	Instruction code
	Instruction code	STP	Stop
RCEB	Instruction code	STREG	Self-test register
RCEX	Instruction code	SW	Switch
RCFM	Instruction code	TA	Test address on tape
	Instruction code	TAC	TACAN
	Instruction code	TRANS	Transfer
	Instruction code	TS TOTA	Tape search => search for tape address location
	Instruction code	TST1 TST2	Instruction code
	Instruction code Instruction code	TST2	Instruction code Add
	Instruction code	UNBR	Instruction code
	Instruction code	UNC	Unconditional
	Instruction code	VS	Versus
	Instruction code	WD	Word
RCW2	Instruction code	W1	Word 1
RCW3	Instruction code	X	Unspecified
	Instruction code	<	Less than
	Receiver	>	Greater than
	Register	=	Equals
	Replace	$\rightarrow$	Data path (from to)
	Required	@	At (as a punch tape code, address character)
REV RICP	Reverse Instruction code	ε	And (as a punch tape code, end of data)
	Instruction code	/	And/or (as a punch tape code, instruction
	Register input multiplexer	ш	character)
	Instruction code	#	Number (as a punch tape code, data)
	Instruction code	=> <b>A</b> D	Implication
	Instruction code	$oldsymbol{\Phi}$ D	Phase D
RIOC	Instruction code	D 2 Hamta I	les the Salf Test Brogram Listing
RMBA	Instruction code	D-3. HOW to t	Use the Self-Test Program Listing
	Register output multiplexer	The following	is a description of the self-test program listing as it
RSET	Instruction code	relates to test	, , , , , ,
RS1D	Instruction code	. 3.3.33 13 1301	
RS10	Instruction code		

operation. An excerpt from the self-test program listing is described.

- a. Starting with the entry in the TEST NO. column, 3651, (major test 36, minor test 51); the TEST/FAULT NUMBER column entry is test sequence 175, this number prefixed by the letter T denotes a test, the DEC1S1ON LEVEL column entry is a 1, which denotes the first decision level in test sequence 175. Arrival at decision level 1 in the program denotes that all previous tests have been successfully completed.
- b. The test description listed in the SELFTEST PROGRAM column is the test instruction code RCMA and the result of the compare, a no-go flag. The test set operation is serially load the B register with hexidecimal number AFFFFFFF and read and compare the memory address (MA) lines with the A register. When the no-go flag is achieved, branch to test no. major 36 minor 58. Arrival at test no. major 36 minor 58, which is test sequence 176, denotes that test sequence 175 was successfully completed. Non-arrival at test no. major 36 minor 58 indicates a go condition exists at test sequence number 175 because the no-go flag was not achieved. Therefore, this is the first decision level.
- c. If, before the test set was conditioned to achieve a no-go flag during test sequence T175, the test set inprocess self-test detected a fault, the tape would stop. The test sequence number 1 75v would be prefixed by a F and suffixed by .1, indicating a fault location in test sequence 175 not based upon a self-test program no-go flag. this fault location is a decision level 2. The fault description is fault location within test sequence 175, not a programmed stop, and probable cause is RCMIA latch not reset. The LCU front panel indication is TEST STATUS TEST SET FAULT indicator lighted and REGISTERS display is 1000000. To correct malfunction, replace assembly 1A1A4A15.

- d. If during test sequence T175 a no-go flag was not achieved, the program would not branch, but would step to test no. major 36 minor 53, test sequence T175.2. The test description is -test for a fault in read memory address (MA) enable (EN). The test set operation is compare the B register with the A register and branch to test no. major 36 minor 55 if a no-go is achieved.
- e. If in test sequence T175.2 a no-go flag was achieved, the self-test program would branch to test no. major 36 minor 55. This is fault location F175.2.N, which is still part of test sequence 175.2. The N suffix denotes that in the previous test a no-go was achieved. The fault description is fault in RCMA instruction bit time (IBT) or latch. Test set operation is enable vertical parity check, stop tape, display the C register, and no-go light on. The LCU front panel indication is TEST STATUS NO GO lighted and REGISTERS indicator display 177777777. To correct malfunction, replace assemblies IA1A2A18, and/or 1A1A4A (15, 16).
- f. If in test sequence T175.2 a no-go flag was not achieved and a go condition existed, the self-test program would not branch, but would step to test no. major 36 minor 54. This is fault location F175.2.G, which is still part of test sequence 175.2. The G suffix denotes that in the previous test a go condition existed. The fault description is read memory address (MA) fault. Test set operation is enable vertical parity check, stop tape, display the C register, and no-go light on. The LCU front panel indication is TEST STATUS NO GO indicator lighted and REGISTERS display is blank. To correct malfunction, replace assembly 1A1A4A15. If assembly replacement does not correct malfunction, the REMARKS column entry indicates logic term AAC017\* stopped at 1 may be cause of malfunction.
- g. After correction of the malfunction, the operator will re-run the self-test program to insure test sequence 175 is successfully completed.

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
LEVEL I NUMBER 1	L	_1
	PUNCH TAPE LEADER 12 INCHES LONG  PUNCH TAPE CODES - 20 70 F8 20 20 20 20 20 20 08 F8 08 00 88 68 F8  00 F8 28 F8 00 08 F8 08 00 E8 A8 B8 00 00 00 00 00  00 B8 C8 88 00 20 20 20 00 E0 A0 F8 08 08 E8 38  00 F8 28 38 00 F8 88 F8 00 F8 08 08 00 E0 A0 F8 28 38  00 E0 A0 F8 00 E0 80 F8 88 F8 00 F8 08 08 00 E0 A0 F8  00 E0 A0 F8 00 F8 88 F8 00 F8 A8 F8 00 F0 20 38  00 E0 A0 F8 00 B8 A8 F8 00 00 00 00 00 00 08 F8 08  00 E0 A0 F8 00 B8 A8 F8 00 08 F8 A8 F8 00 E0 A0 F8 08  28 F8 00 80 80 F8 00 88 A8 F8 00 08 F8 08 00 E0 A0 F8 08  29 F8 00 B8 B8 F8 00 B8 A8 F8 00 F8 00 F8 08 00 E0 A0 F8 08  20 20 00 E8 A8 B8 00 B8 A8 F8 00 B8 A8 F8 00 F8 A8 B8 00 20  20 20 00 E8 A8 B8 00 B8 A8 F8 00 F8 00 F8 A8 B8 00 E8 A8 F8  PUNCH TAPE LEADER 72 INCHES LONG	LEADING HEADER
*******	*************	*****
*		*
*	INITIAL CONFIDENCE TESTS (FAULT ISDLATION)	*
* *******	************************************	* ********
to the state of th	***************************************	
00 00 00 01 00 02 00 03 00 04 00 05 00 06 00 07 00 08 00 09 00 10 00 11 00 12 60 13	PUNCH TAPE LEADER 24 INCHES LONG  PUNCH TAPE LEADER 36 INCHES LONG	
00 14 00 15 00 16 00 17 00 18 00 19 00 20 00 21 00 22 00 23 00 24 00 25 00 26 00 27	PUNCH TAPE LEADER 36 INCHES LONG	
00 28 00 29 00 30 00 31 00 32 00 33	PUNCH TAPE LEADER 36 INCHES LONG	

ITESTIDECISION (	TEST/FAULT 1	SELF-TEST PROGRAM	REMARKS I
I_NO.1_ LEVEL _ I	NUMBER I		L
			· <del></del>
00 34			
00 35			
00 36			
00 37			
00 38			
00 39			
00 40			
00 41			
00 42			
00 43		DUNCH TARE LEADER 24 INCHES LONG	
00 44		PUNCH TAPE LEADER 36 INCHES LONG	
00 45			
00 46 00 47			
00 48			
00 49			
00 50			
00 51			
00 52			
CO 53			
00 54			
00 55		PUNCH TAPE LEADER 36 INCHES LONG	
00 56			
00 57			
00 58			
00 59			
00 60			
00 61			
00 62			
00 63			
00 64			
00 65 00 66		PUNCH TAPE LEADER 36 INCHES LONG	
00 67		TOTAL THE EDITION SO THOMES ESTO	
00 68			
00 69			
00 70			
00 71			
00 72			
00 73			
00 74			
00 75			
00 76			
00 77		PUNCH TAPE LEADER 36 INCHES LONG	
00 78			
00 79			
00 80			
00 81			
00 82 00 83			
00 84			
00 85			
00 86			
00 87			
00 01			

TESTIDECISION   TEST/FAULT		REMARKS (
00 88 00 89 00 90 00 91 00 92 00 93 00 94 00 95	PUNCH TAPE LEADER 36 INCHES LONG	·
00 96 00 97 00 98 00 99	PUNCH TAPE LEADER 36 INCHES LONG LOAD A REGISTER WITH A381F	
	INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF7F0FFF	INH MEM LD BREG ON CMA121, ROM->OSPL/INH MEM LO BREG ON KMA152
	DSPL = 10000000000	
	LOAD A REGISTER WITH 40000000 PUNCH TAPE LEADER 48 INCHES LONG	
	FONCH TAPE CENTER TO INCHES CONS	
	DSPL = 11111111111 LOAD A REGISTER WITH 49249249 PUNCH TAPE LEADER 48 INCHES LONG	
	DSPL = 2222222222 LOAD A REGISTER WITH 92492492 PUNCH TAPE LEADER 48 INCHES LONG	
	CSPL = 33333333333 LOAD A REGISTER WITH DR6DB6DB PUNCH TAPE LEADER 48 INCHES LONG	
	DSPL = 4444444444 Load a register with 24924924 Punch tape leader 48 inches Long	
	DSPL = 555555555 LOAD A REGISTER WITH 2086D86D PUNCH TAPE LEADER 48 INCHES LONG	
	DSPL = 6666666666 LOAD A REGISTER WITH 36DB6DB6 PUNCH TAPE LEADER 48 INCHES LONG	
	DSPL = 777777777 LOAD A REGISTER WITH BEFFFFFF PUNCH TAPE LEADER 24 INCHES LONG	
13 00	PUNCH TAPE CODES - &C	FORMAT ERROR: TWO ADDRESS
	PUNCH TAPE LEAGER 12 INCHES LONG	CHAR, THEN END OF DATA CHAR

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS 1
13 01	PUNCH TAPE CODES - 79 78 &C	IRT TEST: INVALID INSTRUCTION = OCTAL 211
13 02	PUNCH TAPE CODES - #0 /F /6 &C	FORMAT ERROR: DATA THEN INSTRUCTION
13 03	PUNCH TAPE CODES - 78 Z8 &C	IBT TEST: S.T. NOOP
13 04	PUNCH TAPE CODES - /0 /8 &C /1 /C &C	IBT TEST: S.T. VOPE, SMFL + MSD
13 05	INITIATE SELF TEST MODE 3-COMPARE SELF TEST REGISTER TO A REGISTER WITH REPEAT PATTERN: 1	CHECK LOADING OF A REG VS. SELF TEST REG
13 06	ENABLE VERTICAL PARTTY CHECK END OF MAJOR TEST	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
29 00	GENERATE NO OPERATION CODE OCTAL 000 PUNCH TAPE LEADER 36 INCHES LONG	
32 00	GENERATE NO OPERATION CODE OCTAL 000 PUNCH TAPE LEADER 36 INCHES LONG	
44 00	GENERATE NO OPERATION CODE OCTAL OOO PUNCH TAPE LEADER 36 INCHES LONG	
55 00	GENERATE NO OPERATION CODE OCTAL 000 PUNCH TAPE LEADER 36 INCHES LONG	
66 00	GENERATE NO OPERATION CODE OCTAL 000 PUNCH TAPE LEADER 36 INCHES LONG	
78 00	GENERATE NO OPERATION CODE OCTAL COO PUNCH TAPE LEADER 36 INCHES LONG	
89 00	GENERATE NO OPERATION CODE OCTAL COO PUNCH TAPE LEADER 36 INCHES LONG	
	PUNCH TAPE CODES - al al a9 /0 /0 &C	ADDR = 91, 3ADDR = FORMAT ERROR, NOPE
	PUNCH TAPE LEADER 36 INCHES LONG END OF MAJOR TEST	CANON TOUL

ITEST   E	ECISI	OM   TEST/FAULT	SELF-TEST PROGRAM	REMARKS	
		******	**************************************	*****	
		*	AUTO BRANCH TESTS	* *	
		*******	**************************************	****	
	1		ENABLE LOW LEVEL ON GTC001* RESET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST CIU CLOCK MODE (GTC003*)	AVOID ENABLE OF S.T. TEST DURING LOAD OF REG	
	1	т1	TEST UNC. BRANCH WITHIN MAJOR TO MINOR 1 LOAD A REGISTER WITH 00102	BRANCH ADDR SET UP FO VARIABLE BRANCH	ાર
0 00	2	F10.3 F11.2	FAULT LOCATION WITHIN TEST TI (NOT A PROGRAMMED STOP)		
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ILST SET EAULT   210000000001PROCEED PER PARAGRAPH 3-12D     TEST SET EAULT   10000000001PROCEED PER PARAGRAPH 3-12D     TEST SET FAULT   22000000000   121212     TEST SET FAULT   22000000000   121212     TEST SET FAULT   22000000000   121212     TEST SET FAULT   220000000000   121212     TEST SET FAULT   220000000000   121212     TEST SET FAULT   220000000000   121212     TEST SET FAULT   2200000000000   121212     TEST SET FAULT   220000000000   121212     TEST SET FAULT   2200000000000   121212     TEST SET FAULT   220000000000000000000000000000000000	_  STATE 2 & SEL ADDR >	TA 02 00
		T1(CONT.)	BRANCH TO ADDRESS LOCATION IN A REGISTER	VARIABLE BRANCH, PART	r of r
				IF FROM	GO TO
				2) MAJ 12 MIN 3	MINOR MINOR MINOR
	2	ті.11	TEST OF UNC. BRANCH OUT OF MAJOR WITH NO BRANCH MODE IN TI BRANCH TO MAJOR 2 MINOR 19		
	3	F1.11.1	TEST OF DIFF. SCUINST. & FAULT LOCATION READ & COMPARE PUBLINES WITH 5555555 INITIATE SELF TEST MODE 3-COMPARE SELF TEST REGISTER TO A REGISTER WITH REPEAT PATTERN: 1 LOAD A REGISTER WITH 5555555 STOP FAPE, DISPLAY C REGISTER. NO-GO LIGHT ON		

TESTIDECISION   TEST/FAULT		REMARKS
( _NU.1EEVEE13VBVEG		
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES   TEST SET FAULT   2000 2A1A1A02	NO LOAD OF B REG WITH RCPJ
	IESI SEI FAULI   1000011A1A1A09	NO "END OF DATA" TO SCU
	NO GO	SHORT DATA ACTIVE
	NO GO	I NO BRANCH MODE, RCPJ OK .!
00 01 1 T2	TEST OF BNMJ WITHOUT NO-GO PUNCH TAPE CODES - /F /7 #9 #2 #0 &C BRANCH TO MAJOR OO MINOR 28 ON NO-GO	INCM 029; GO TO MIN 29 IF BRMJ NOT RESET
	ENABLE VERTICAL PARITY CHECK	
1 73	TEST OF BRANCH ON "NO-GO" WITH "NO-GO". TEST SKIP MINORS LOAD A REGISTER WITH 07900 INITIATE SELF TEST MODE 2-LOAD SELF TEST RESISTER WITH 0FBF7E4F7F PUNCH TAPE GODES - /5 /1 #2 #0 #7 #0 &C	IF XPF362 S01 GD TO 79 NOT 7 ROM->DSPL, CLK RUN TAPE STP, SIM NO-GO, ROM->RIM BNMJ 2 7 - MAJ 2 IS ADDED TO
	PUNCH TAPE CODES - 73 /1 #2 #0 #1 #0 GC	TEST BRANCH WITHIN MAJ FUNC
2 T3.6	TEST BNMJ WITH "NO-GO FLAG" SET UP  SERIALLY LOAD THE B REGISTER WITH A  COMPARE THE B REGISTER TO AF  BRANCH TO MAJOR OO MINOR 54 ON NO-GO	C = 0F000000
3 <b>T3.6.</b> 5	CHECK OTHER BRANCH ON NO-GO INST. BRNO BRANCH TO MAJOR 2 MINOR 74 ON NO-30	
4 T3.6.G.2	TEST IF BNMJ LATCH IS SET LOAD A REGISTE® WITH O BRANCH TO MAJOR 2 MINOR 22	
5 F3.6.G.2.3	NOT A NORMAL FAULT LOCATION ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	TEST/FAULT L NUMBER		REMARKS 1
		INCICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO	
00 02 2	F3•4	CANT SKIP MINORS ENABLE VERTICAL PARITY CHECK INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF7F0FFF STOP TAPE	ROM->DSPŁ
		I _ INCICATORS _ L_DISPLAY _ LREPLACE_ASSEMBLIESI NONE 1 _ 34XXXXXX12A1A2A19.10.121	
00 03 2	F1.3 F3.2	FAULT IN BIT OF BRANCH ADDR FIELD TO MINOR COMPARATOR, BIT 22 OR BIT 23 ENABLE VERTICAL PARITY CHECK LOAD A REGISTER WITH 00502 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH DEBETFOFFE STOP TAPE	ROM->DSPL
			BIT 23 OF ROM INACTIVE BIT 22 OF A REG OR ROM ACTIVE 6TH OR 7TH SIG BIT OF MIRC OR MTC
CO 04 1		MANUAL MODE PROGRAM LOCATION- BRANCH TO VERIFY TESTS "VERIFY ENTIRE TAPE" SECTION  DEFINE EIP DATA FIELD AS PRESENT CONTENTS OF A REGISTER BRANCH TO MAJOR OO MINOR 15  BRANCH TO MAJOR OO MINOR 15	FROM VARIABLE BRANCH MIN OO  THIS INST WILL BE BRANCHED OVER BUT DEIP LATCH WILL RESET BR ADDR IN ARES => BR TO MIN 100
00 05 2	F1.4 F3.3	FAULT IN BIT OF BRANCH ADDR. FIELD TO MINOR COMPARATOR, BIT 22 OR BIT 23 ENABLE VERTICAL PARITY CHECK LOAD A REGISTER WITH 00302 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH DFBF7F0FFF STOP TAPE	ROM->DSPL

TESTIDECISION NO.L LEVEL		SELF-TEST PROGRAM	REMARKS
		·	BIT 23 DF A REG DR ROM
			ACTIVE 6SB OR 7SB OF MIBC, OR MIC
00 06 2	F22-1	CANT BRANCH FORWARD OUT OF MAJOR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS I DISPLAY I REPLACE ASSEMBLIES I	
00 07 1	Т4	CHECK RESET OF TST2 PUNCH TAPE CODES - /F /7 #9 #2 #0 &C	INCM 029; GO TO MIN 29 IF BNMJ NOT RESET
00 08		SERIALLY LOAD THE 8 REGISTER WITH A30F0F0F	SET UP ADDR TO BRANCH TO IT
2	F4.2	FAULT LOC WITHIN TEST 14, NOT A PROGRAMMED STOP- IN-PROCESS FAULT DETECTED ASSOCIATED WITH LDAB FUNC	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES       IESI SEY EAULT   4000012A1A1A(\$,25)       IESI SEI EAULT   2000012A1A1A(2,5,6,8,10,13)       ITESI SEY EAULT   100001PROCEED PER PARAGRAPH 3-12D	
1	T4(CONT)	PUNCH TAPE CODES - /5 /1 #F #F #F #4 #F #F #0 #0 #4 #2 &C	BNMJ 42 IF KYR702* @ 1. IF KYR702* @ 0,DATA->STREG = SIM NO-GO, BRANCH TO PREVIOUS ADDR IN AREG
1	T5	TEST FOR SELF TEST REG NOT RESET INITIATE SELF TEST MODE 2-RETAIN PREVIOUS BIT PATTERN IN SELF TEST REG. BRANCH TO MAJOR OO MINOR 62 ON NO-GO	
1	Т6	CHECK RESET OF LCU SECTION OF STREG ENABLE CONTROLLED TIMING PULSE INTERVAL 1 ON GTCOOI*	
2	F6 •1	FAULT LOC WITHIN TEST T6- SELF TEST REG NOT RESET OR CLK COUNTER ERROR	

TESTIDECISION	V   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		INDICATORS   DISPLAY   BEPLACE ASSEMBLIES   NONE   BLANK   1A142A(20,21),	KYRO23 FF NOT RESET
1	т7	CHECK RESET OF TOTAL INITIATE SELF TEST MODE 1-LOAD SELF TEST RESISTER WITH OFBFFF4FFF BRANCH TO MAJOR OO MINOR 10 ON NO-GO	SEM NO GO -SHOULD BE PUECE
1	18	TEST OF 2ND & BRO SIG BLIS OF MTC TO MIBC OR AT MIBC SERIALLY LOAF THE B RECISTER WITH ABOFOFOF LOAD A REGISTER WITH 10000000 BRANCH TO MAJOR OO MINOR 60	
00 09 2	F1.5	5SB OF BRANCH ADDR FIELD ACTIVE FNABLE VERTICAL PARITY CHECK LOAD A REGISTER WITH 00102 INITIATE SELF TEST MODE 2-LOAD SELF TEST RESISTER WITH OFBE7FOFFF STOP TAPE	ROM->RIM
		INDICATORS	
ÇO 10 2	F7.1	FAULT IN TST1 RESET OR SELF TEST REG PE ENABLE VERTICAL PARITY CHECK STOP TAPE, FISPLAY C REGISTER, NO-GO LIGHT ON	<del>-</del> .
		I INDICATORS I DISPLAY I REPLACE ASSEMBLIES	
0C 11 2	F1.6	4SB OF BRANCH ADDR FIELD ACTIVE ENABLE VERTICAL PARITY CHECK LOAD A REGISTER WITH O0102 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBETFOFFE STOP TAPE	ROM->RIM

TEST DECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		INDICATORS   LOISPLAY   REPLACE ASSEMBLIES   AXXXXXX   1 A1 A	† 48B OF MIC OR MIBC     BIT 25 OF A REG OR ROM
00 12 1		MANUAL MODE PROGRAM LOCATION- BRANCH BACK TO MANUAL MEMORY CONTROL TESTS MAJ 12 BRANCH TO MAJOR 2 MINOR 10	FROM VARIABLE BRANCH MIN 00
00 13 1 00 14	<b>T</b> 15	TEST SIDC RESET OF TST2 AND RIDC RESET OF SIDC SET THE I/O COMPLETE FLAG (GTC010*) RESET THE I/O COMPLETE FLAG (GTC010*) BRANCH TO MAJOP OO MINOR 86 ON NO-SO INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FF BRANCH TO MAJOR OO MINOR 72 ON NO-GO BRANCH TO MAJOR OO MINOR 97	RESET TST2 USED IN 113 RESET SIDC TEST IF TST2(SIM ND-GD) IS RESET SIM ND-GD IF SIDC NDT RESET GD TO MIS 97 INSTEAD OF MIN 72 = T16
00 15		SP AR E	
00 16 1 00 17		NOT A TEST LOCATION- BRANCH HERE FROM MIN 32 IF T18 PASSED BRANCH FO MAJOR OO MINOR 25	GD TD T19
06 18 2	F9.1	FAULT IN MSB OF MTC TO MICC, OR IN MSB OF MIBC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C RESISTER, NO-GO LIGHT ON    INDICATORS   L DISPLAY   REPLACE ASSEMBLIES     NO GO	1
00 19 3	F1.11.3	OPEN INPUT AT GATE BPJO31, "OR" OF BRANCHES ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LICHT ON    INDICATORS   L DISPLAY   L REPLACE ASSEMBLIES     NO GO	
00 20 2	F8.1	FAULT IN 2SB OF MTC TO MIRC, OR IN 2SB OF MIRC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTICECTSION	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
		INCIGATORS   CISPLAY   BEPLACE ASSEMBLIES   NO CO   BLANK   1 A1 A1 A1 1	
CO 21 2	F1 •7	3SB OF BRANCH ADOR FIFLD ACTIVE ENAPLE VERTICAL PARITY CHECK LUAD A REGISTER WITH 00102 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF7F0FFF STOP TAPE	ROM -> DS°L
		INDIGATORS   DISPLAY     REPLACE ASSEMBLIES   4XXXXXX  1A1A1A11	3SB OF MTC OR MIBC
		NONE	BIT 25 OF A REG OR ROM
00 22 5	F3.6.3.2.1	FAULT IN BRANCH ON NO-GO "OR" FUNCTION  ENABLE VERTICAL PARITY CHECK  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO-GO	- - - - !
00 23 1 00 24		NOT A TEST LOCATION- BRANCH HERE FROM MIN 26 IF TI8 PASSED BRANCH TO MAJOR OO MINOR 52	30 TO T19
00 25 1 00 26	T19	TEST 6SE OF MIRC. ENABLE OF STATE 2 BRANCH TO MAJOR OO MINOR 23	•
00 27 2	F19.1	69B OF MIRC CAN NOT ENABLE STATE 2 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO	-     BPJ261* Sa1
00 28 2	T2.2	CHECK STATE OF "NO-GO" FLAG, ATTEMPT RESET SERIALLY LOAD THE B REGISTER WITH AAAAAAA COMPARE THE B REGISTER TO THE A REGISTER BRANCH TO MAJOR OO MINOR 49 ON NO-GO	
3	F2.2.G	ND-GO FLAG WAS RESET, BUT INITIALLY WAS SET ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, ND-GD LIGHT ON	

	TEST/FAULT 		REMARKS
		INDICATORS   DISPLAY   BEPLACE ASSEMBLIES   NO GO   BLANK   2A1A1A04   OR   HIGHER LEVEL OF MAINTENANCE   NO GO   IXXXXXXXXXXXXZA1A2A17	 
00 29 2	F 2-1 F4-1 F11-1 F14-1	BRANCH LATCH NOT RESET PUNCH TAPE CODES - /F /7 /1 /0 &C ENABLE VERTICAL PARITY CHECK	3 INST CHAR = FORMAT ERPOP, 1ST 2 = INCM, 2ND 2 = 4500, 4TH CLEARS VERTICAL PARITY
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INEICATORS	   APJ045* 
00 30 2	F 4 • 4	TST2 FF "KYR702" NOT RESET ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   LISPLAY   REPLACE ASSEMBLIES     NO GO	! !
00 31 1 00 32	T18	TEST 3SE OF MIRC, ENABLE OF STATE 2 BRANCH TO MAJUR OO MINOR 16	
CO 33 3	F10.2N	UNBR 18T OR LATCH INACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO 30	
00 <b>34</b> 1 00 <b>35</b>		NOT A TEST LOCATION— BRANCH HERE FROM MIN 76 IF 111 PASSED ENABLE VERTICAL PARITY CHECK BRANCH TO MAJOR OG MINOR 82	30 FO T12
00 36 2	F18.1	3SB OF MIRC CAN NOT ENABLE STATE 2 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION   TEST/FAULT		REMARKS
	I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES IND_GOIBLANKI2A1A2A1Q	BPJ231* S@1
00 37 1 717 00 38	TEST 5SE OF MIBC, ENABLE OF STATE 2 BRANCH TO MAJOR OO MINOR 31	
00 39 2 F17•1	5SB OF MIRC CAN NOT ENABLE STATE 2 ENABLE VERTICAL PARTTY CHECK STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT ON	
	I_INDICATORS I_DISPLAY IREPLACE_ASSEMBLIES INO_GO IRLANK _ IZA1AZA11	-     RPJ251* S@1
00 40 2 F8.2	2SB OF MTC TO MIRC OR IN 2SB OF MIBC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
	I INCICATORS 1 DISPLAY 1 REPLACE ASSEMBLIES 100 GO   BLANK [1A1A1A11 12A1A2A10 12A1A2A10	- - - - 1
00 41 2 F1.8	2SB OF BRANCH ADDR FIELD ACTIVE ENABLE VERTICAL PARITY CHECK LOAD A REGISTER WITH 00102 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH DEBETFOFFE STOP TAPE	ROM -> DSPL
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES   AXXXXXX   1 A 1 A 1 A 1 A 1 A 1 A 1 A 1 A 1 A 1	-   1 259 OF MTC OR MYBC  -
	404XXXXXX 2A1A1A(12,21)	BIT 27 OF A REG OR ROM _! ACTIVE
00 42 2 T4.3 00 43	TEST RESET OF IST2 WITH COMPARE (RCEB) READ & COMPARE THE EB LINES WITH A0000000 BRANCH TO MAJOR OF MINOR 44 ON NO-50	CHECK IF RCEB RESET NO-GO OF TST2
3 <b>F4.</b> 3.G	FAULT IN LDAB LATCH , IBT, INPUT TO "CARO36" OR INST DECODE MATRIX ENABLE VERTICAL PARITY CHECK PUNCH TAPE CODES - /D /O &C	INVALID INST = 0/1/5 OCTAL- TEST DECODE MATRIX
	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIC	LEVEL	TEST/FAULT 	SELF-TEST PROGRAM	REMARKS !
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES     TEST SET FAULT   40(2A1A1A(1,2))	 
			195-37	FINDER IN THIS PRODUCT STATES
00 44 00 45	3	74.3.N	RESET TST2 WITH SIDC SET THE I/O COMPLETE FLAG (GTC010*) RESET THE I/O COMPLETE FLAG (GTC010*) BRANCH TO MAJOR OO MINUR 46 ON NO-30	RESET TSTO RESET STOC
	4	T4.3.NG	EDAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ABA200	Sty NO-03 EA ADDR = 350 I/O REQ ACTIVE
	5	F4.3.NGG	FARET IN MAANC CMAB LDAB" RESET OF TST2, DR MCARO36" LNABLE VERTICAL PARITY CHECK INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF07FF STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	8 -> RDM
			INDICATORS DISPLAY I REPLACE ASSEMBLIES	AYR714* S@1 
			: NU_UU142111111111114A1A1AUA	( PAKA32 200
00 46	£ķ.	T4.3.NN	ISOLATE FAULT WITHIN SELF TEST CONTROL, TST1 RESET OF SELF TEST REGISTRATE SELF TEST MODE 1-RETAIN PREVIOUS BIT PATTERN IN SELF TEST RESUBRANCE TO MAJO: OR MINOR 64 ON NO-30	
	5	F4.3.NNG	FAULT IN RESET OF TST2 ENABLE VERTICAL PARTLY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I INDICATORS I DISPLAY I BEPLACE ASSEMBLIES	<u> </u>
00 47 00 48	ì		NOT A TEST LOCATION- BRANCH HERE FROM MIN 53 IF 220 PASSED BRANCH TO MAJOR 00 MINOR 66	60 70 T0)
ó0 <b>4</b> 9	-3	T2.2.N	CHECK OTHER BRANCH ON NO-GO; BONG BRANCH TO MAJOR O MINOR 89 ON NG-GO	

		TEST/FAULT   NUMBER		REMARKS
	4	F2.2.NG	NO-GO INPUT AT INST DECODE GATE "CADO25" OPEN ENABLE VERTICAL PARTYY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS   DISPLAY   BEYLACE ASSEMBLIES IND GO   BLANK   124142401	
00 50 00 51			SPARE SPARE	
00 52 06 53	1	T20	TEST 458 OF MEPC, ENABLE STATE 2 BRANCH TO MAJOP OC MENOR 47	
00 54 00 55	3	T3 •6 • N	SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) COMPARE THE B REGISTER TO THE A REGISTER	ALL MEMORY LOAD B RES ACTIV RESET TST2 RESET SIDC
			BRANCH TO MAJOR 2 MINOR 4 ON NO-30  BRANCH TO MAJOR OC MINOR 58	GO TO (00)T3.6.4N (MAJ 19 MIN 31 VIA MAJ 2 MIN 4
nn 56			SPARE	
00 <b>57</b>	2	£20.1	4SB OF MIBC INACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS   DISPLAY   BEPLACE ASSEMBLIES   NO GO   BLANK   HAHAHAH   IZALAZAHO   IZALAZAH	
00 58 00 59	4	¥3.6.N3	CHECK STATE OF GTC001*  READ & COMPARE MISCELLANEOUS WORD 1 WITH A00000CO LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN 8 & C REGISTERS BRANCH TO MAJOR OO MINOR 68 ON NO-GO	
	ő	T3.6.NGG	TEST RESULT OF GTCOOL* FOUND ACTIVE IN 13.6.NG, RESET WITH RONG SET INHIBIT INCREMENT OF FLAG & ENABLE SELF TEST NOU CLOCK MODE (GTCOOL*) ENABLE CONTROLLED TIMING PULSE INTERVAL 10 CONDITIONALLY ON GTCOOL* RCAO & COMPARE MISCELLANEOUS WORD 1 WITH AO LOGICALLY 'AND' C REGISTER AND ADDODOCO - RESULT IN 3 & C REGISTER BRANCH TO MAJOR OO MINUR 92 ON NO-GO	

	N   TEST/FAULT		REMARKS
6	F3.6.NGGG	PROBLEM IN RESET OF CLOCK CONTROL FF USING STOL ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS I DISPLAY I BEPLACE ASSEMBLIES INO GO   BLANK	
00 50 1	79	TEST MSB, 458, 558 OF BRANCH ADDR FIELD FOR INACTIVE, 858 FOR ACTIVE LOAD A REGISTER WITH 80	SET UP 8 OF 98 IN BRANCH ADDR TO CHECK FOR PASS TEST 60 NIM
00 61		LOAD A REGISTER WITH 09  BRANCH TO ADDRESS LOCATION IN A REGISTER	SET UP 9 OF 98 IN BRANCH ADDR- WILL = 90 IF MISS MI 60
		BRANCH TO ADDRESS EDUCATION IN A RESISTER	
DU 65 5	£5.N	FAULT IN RESET OF SELF TEST REG ENABLE VERTICAL PARITY CHECK LOAD A REGISTER WITH ABOFOFOF STOP TAPE	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NONE   12430360741712A1A3A(15.16)   NONE   BLANK   12A1A16(4.7)	GYR707 SaO OR IYR717* Sal
00-63 5	F4 = 1 = NG M	"RESET LATCHES" ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE: DISPLAY C REGISTER, NO-SO LIGHT ON	
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
00-645	F4.1.NNN	FAULT IN RESET OF SELF TEST REG ENABLE VERTICAL PARTTY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS   I DISPLAY   REPLACE ASSEMBLIES	MULITPLE FAULT
00 65 1	Γ22	TEST OF BRANCH FORWARD OUT OF MAJ, SKIP MAJ 1, GO TO MAJ 21 VIA MAJ 2 MIN	
		ENABLE VERTICAL PARITY CHECK BRANCH TO MAJOR 2 MINOR 6	
00 66 l	T21	TEST 781 OF MIEC, ENABLE STATE 2	

TESTIDECISION   TEST/FAULT	·	REMARKS
	I_INGICATORS   DISPLAY   REPLACE ASSEMBLIES   1 NO GC   1 1700000000124142406	AAT091 S70
00 75 1 111	TEST BRANCH IN STATE 2 WITHIN MAJ PUNCH TAPE CODES - /F /7 #9 #2 #0 &C BRANCH TO MAJOR 00 MINOR 34	INCM 029, GO ID MIN 29 IF UNBR NOT RESET
00 77 2 F16.1	2SB CAN NOT ENABLE STATE 2 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   I DISPLAY   REPLACE ASSEMBLIES   NO-GO   I BLANK   124142410   REPLACE   124142410   REPLACE   124142410   REPLACE   1441411   REPLACE   144141   REPLACE   REP	
00 79 3 T8.3.1	PARTIAL BREG -> ROM ENABLE ACTIVE ENABLE VERTICAL PARTTY CHECK STOP LAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   IXXXXXXXXXXXXXXXI2A1A1A19	
00 79 2 F3.7	END OF DATA ALWAYS ACTIVE AT BRANCH CONTROL, OR KYR722 S@O ENABLE VERTICAL PARITY CHECK LOAD A REGISTER WITH ACCOCCOO INITIATE SELF TEST MODE 2-LOAD SELF TEST RESISTER WITH OFBF7FOFFF STOP TAPE    INDICATORS	 
00 80 3 T3.1.N	CONFIRM FAULT IN PRANCH SHORT DATA EN SERIALLY LOAD THE B REGISTER FROM THE A REGISTER COMPARE THE R PEGISTER TO ABOAAAAA LOAD A REGISTER WITH 08400 BRANCH TO ADDRESS LOCATION IN A REGISTER	
4 F3.1.NG	FAULT IN BRANCH SHORT DATA EN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECTSION   TEST/FAULT		REMARKS
	INGICATORS	-   -   AATO91 S#0
00 75 1 111	TEST BRANCH IN STATE 2 WITHIN MAJ PUNCH TAPE CODES - /F /7 #9 #2 #0 &C BRANCH TO MAJOR OO MINOR 34	INCM 029, GO 10 MIN 29 IF UNBR NOT RESET
00 77 2 F16.1	2SB CAN NOT ENABLE STATE 2 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	_
00 79 3 <b>T8.3.</b> 1	INDIGATORS   LOISPLAY   LONGO   BEPLACE ASSEMBLIES   LONGO   LONGO   LONGO   LONGO   PARTIAL BREG -> ROM ENABLE ACTIVE	
	ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS LOISPLAY I REPLACE ASSEMBLIES INDIGO LXXXXXXXXXXXXXXX12414149	
00 79 2 F3.7	END OF DATA ALWAYS ACTIVE AT BRANCH CONTROL, OR KYR722 SãO ENABLE VERTICAL PARITY CHECK LOAD A REGISTER WITH ACCOCCOC INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF7FOFFF STOP TAPE	
	INDICATORS	_  _
00 80 3 T3.1.N	CONFIRM FAULT IN BRANCH SHORT DATA EN SERIALLY LOAD THE B REGISTER FROM THE A REGISTER COMPARE THE B PEGISTER TO ABOAAAAA LOAD A REGISTER WITH 08400 BRANCH TO ADDRESS LOCATION IN A REGISTER	
4 F3.1.NG	FAULT IN BRANCH SHORT DATA EN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHY ON	

(TEST/EMCUSION   TEST/FAULT   NG. 4 LEVEL 1 NUMBER	SELF-TEST PROGRAM	R . M/. 2 < S
	INCIGATORS I DISPLAY I BEPLACE ASSEMBLIES (NO SO   BLANK   ZAIA1A78	į.
00 81 2 F1.9	MSB OF BRANCH ADDR FIELD ACTIVE ENABLE VERTICAL PARITY CHECK LOAD A REGISTER WITH 00102 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBE/FOLFF STOP TAPE	ROM~>05?L
		1 MSB MICHOMIBC OR AT MIBC
00 92 1 T12	TEST OF BRANCH ON NO-GO OUT OF MAJ WITHOUT NO-GO BRANCH TO MAJUR O MINOR 85 ON NO-GO	, ASTIVE
1 113	TEST OF BRANCH OUT OF MAJ ON NO-GO WITH NO-GO INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4F7F BRANCH TO MAJOR O MINOR 83 ON NO-GO	SIM NO-30, POSFIX PULSE CHECK
2 F13•1	FAULT IN BRNO IBT OR LATCH, OR TST2  ENABLE VERTICAL PARITY CHECK  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NOU CLOCK MODE  (GTC003*)  ENABLE CONTROLLED TIMING PULSE INTERVAL 20 ON GTC001*  STOP TAPE	
	I INDICATORS   DISPLAY   REPLACE ASSEMBLIES  INDICATORS   DISPLAY   REPLACE ASSEMBLIES  INDICATORS   LANK   1241434(15.16)	KYR722 NOT RESET
00 83 1 714	TEST MSB OF MIBC, ENABLE STATE 2 PUNCH TAPE CODES - /F /7 #9 #2 #0 &C BRANCH TO MAJOR OO MINOR 13	INCM 029, GO TO MIN 29 IF BRNO NOT RESET
OC 84 4 F3 -1 - NN	NOT A NORMAL FAULT LOCATION ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIC	LEVEL LON	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
			I INCICATORS L DISPLAY L REPLACE ASSEMBLIES INCIGO IXXXXXXXXXXIPROCEED PER PARAGRAPH 3-13	} !
00 85	2	F12-1	NO GO INPUT TO BONG IBT DECODE GATE "CADO24" OPEN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES INDICATORS L BLANK LZALAZAGI	l 1
on 86	2	T15-1	CHECK SIDC->GTC010*->MTW1 SET THE I/O COMPLETE FLAG (GTC010*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY IAND! C REGISTER AND ACOBOCOO - RESULT IN B & C REGISTER BRANCH TO MAJOR OO MINOR 87 ON NO-GO	MASK ALL BUT GTC010*->0U1079
	3	F15.1.G	FAULT IN SIDC RESET OF TST2 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY L REPLACE ASSEMBLIES IND GO   BLANK   124142412	Î   CEC499* Sa⊥ 
oc 87	3	F15.1.N	SIDG IBT OR GCOLO* DRIVER, INACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
00 88	2	F9•2	4SB OF MIBC OR MTC TO MIBC INACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   BEPLACE ASSEMBLIES     NO GO   BLANK   1 A 1 A 1 A 1 1     1	! ! !
C/ 89	4	F2.2.NN	CANT RESET NO-GO FLAS ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, MO-GO LIGHT ON	

TESTIDECISION NO. 1 LEVEL		SELF-TEST PROGRAM	REMARKS
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   ZAIAIAO7   IZAIAZAO6     IZAIAZAO6	\ ! !
0 90 2	F9.3	5SB OF MIBC OR MTC TO MIBC INACTIVE. OR 8SB ACTIVE ENABLE VERTICAL PARITY CHECK INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF7F0FFF STOP TAPE	RDM->DSPL
		INCICATORS   DISPLAY   REPLACE ASSEMBLIES   NONE   114000XXXX   1 A1 A1 A0 1	 
		NONE1146040000012A1A1A112.171	1RAO84* S@1
0 91 6	F3.6.NGNN	FAULT IN SCU LSD INST DECODE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, ND-GO LIGHT ON  I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES IND_GOI20000012A1A2A11.21	 
0 92 6	F3.6.NGGN	CANT RESET CLOCK CONTROL FF ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT ON  I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES	!
0 93 2	F14•2	MSB OF MIBC CANT ENABLE STATE 2 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  IINDICATORS _ L DISPLAY L _ REPLACE ASSEMBLIES	BPJ211* S∂1
0 94 3 0 95	T3.1.G	CONFIRM FAULT IN SHORT DATA EN AT 2A1A1 SERIALLY LOAD THE B REGISTER FROM THE A REGISTER COMPARE THE B REGISTER TO A94AAAAA LOAD A REGISTER WITH 09600 BRANCH TO ADDRESS LOCATION IN A REGISTER	
4	F3.1.GG	FAULT IN SHORT DATA EN AT 2A1A1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	ION   TEST/FAULT		REMARKS I
		I INDICATORS 1 DISPLAY I REPLACE ASSEMBLIES	
00 96 4	F3.1.GN	NOT A NORMAL FAULT LOCATION ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS   DISPLAY   BEPLACE ASSEMBLIES   IND GD   IXXXXXXXXXXXIPROCEED PER PARAGRAPH 3-13   I	
00 97 2	F15•2	FAULT IN RIOC LOGIC OR INST DECODE MATRIX ENABLE VERTICAL PARITY CHECK READ & COMPARE PJB LINES WITH ACCOCCCO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	C REG = OFFFFFFF SHOULD DSPL ONES IN 5 REG
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATORS   1 17777777772 A1A2A112.17)   INDICATORS   1 BLANK   LPROCEED PER PARAGRAPH 3=120   INDICATOR   1 BLANK   LPROCEED PER PARAGRAPH   3 BLANK   LPROCE	FAULT IN RIDG LOGIC
00 98 1 00 99	<b>T1</b> 0	TEST OF UNCONDITIONAL BRANCH OUT OF MAJ TO SAME MAJ- ENABLE STATE 2 BRANCH TO MAJOR O MINOR 75 ON NO-GO	
2	r10.2	TEST OTHER BRANCH OUT OF MAJ, BRNO INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF BRANCH TO MAJOP O MINOR 33 ON VO-GO	STM NO-GO
3	F10.2.G	NOT A NORMAL FAULT LOCATION ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I BLANK LPROCEED PER PARAGRAPH 3-13	! !
00 00		MINOR 100- BR LOGIC WILL INTERPRET AS MINOR 00=> RESET BR MODE OF MINOR OF SERIALLY LOAD THE B REGISTER FROM THE A REGISTER LOAD A REGISTER WITH 066	4 RESET DEIP LATCH SET UP RR ADDR FOR MAJ 01 MIN 01

END OF MAJOR TEST

	I TEST/FAULT		REMARKS
	_1		
	****	******************	****
	*		*
	*	MANUAL MODE SECTION	*
	*	MAJORS 1 THRU 18 REFER TO PARAGRAPH 13.3 FOR MANUAL TEST PROCEEDURE	*
	*	**************************************	*
		**************************************	****
		**************************************	********
	≠ ± TESTS IN MAII	OR OI INCLUDE: INSTRUCTION DECODE, DISPLAY, BRANCH, PANEL INDICATOR LOGIC,	TANE CONTROL *
		ERIFY ENTIRE TAPE.	*
	*		*
	* *	THERE ARE THREE ADDR OI WITHIN THIS MAJOR	* *
	*	THERE ARE THREE ADDS OF WITHIN THIS MAJJR	¥- /±
	<b>*</b>		≄
;	<b>#</b>	THERE ARE VARIOUS AUTO SECTION FAULT LOCATIONS WITHIN THIS MAJOR	*
	****************	**************************************	*
00 2	(00)F22-3		FIRST ADDR 01
		AUTO SECTION FAULT LOC- 758 OF MARC CAUSES > INSTEAD OF =	
		INCICATORS   LDISPLAY	ı
		IESI_SET_EAULI_12100000000011A1A1A111.14.21.22.231	t I
		(IESI_SET_EAULT_1_100000000011A1A1A111.12.13.14.15.18)	l .
		(NO_GD1BLANK12A1A1A19	1
		NONEL_BLANK12A1A2A19.11.171	I KPJ121
		PUNCH TAPE LEADER 12 INCHES LONG	
		BRANCH TO ADDRESS LOCATION IN A REGISTER	
r.1 9	(00) 53 30	AUTO SECTION SAULT LOC ALMANO STADE SPACES OF STADE SPACES	
01 2	(00)F1.10	AUTO SECTION FAULT LOCH ALWAYS START BRANCH IN STATE 2 OR BSB OF BRANCH ADDR FIELD INACTIVEH ALSO MANUAL SECTION TEST	
		ENABLE VERTICAL PARTTY CHECK	
		PUNCH TAPE CODES - 78 /8 &C	INVALID INST = 2/1/0 DD

		I TEST/FAULT LNUMBER	SELF-TEST PROGRAM	I REMARKS
			I INDICATORS I DISPLAY I REPLACE ASSEMBLIES I	
G1 02	2	(02)F3C.1	AUTO SECTION FAULT LOCATION- 3SB OF MAJOR ADDR FIELD TO MARC INACTIVE- ALSO MANUAL SECTION TEST ENABLE VERTICAL PARITY CHECK PUNCH TAPE CODES - /9 /8 &C    INDIGATORS   IDISPLAY   REPLACE ASSEMBLIES     ITESI SELEAULI   4000004011A1A1A(21,22,231   )	INVALID INST = 2/1/1
01 03			PUNCH TAPE CODES - /4 /8 &C	INVALID INST = 2/1/2 OCT
01 04			PUNCH TAPE CODES - /8 /8 &C	INVALID INST = 2/1/3 OCT
61 05			PUNCH TAPE CODES - /C /8 &C	INVALID INST = 2/1/4 DCT
01 06	2	(00)F22-2	AUTO SECTION FAULT LOC- CAN NOT BRANCH OVER MAJORS- ALSO MANUAL SECTION TEST ENABLE VERTICAL PARITY CHECK PUNCH TAPE CODES - /D /8 &C    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ILST SET FAULT   4000004011A1A1A111.14.21.23	INVALID INST = 2/1/5 OCT
01 67			PUNCH TAPE CODES - /F /8 &C	ENVALID ENST = 2/1/7 OCT
01 08			PUNCH TAPE SODES - 16 /8 &C	INVALID INST = 2/0/6 DCT
01 09			PUNCH TAPE CODES - /6 /9 &C	TOO 6/5/2 = 72/1 CIJAVVI
01 10			PUNCH TAPE CADES - /E /9 &C	INVALIC INST = 2/3/6 DCT
01 11			PUNCH TAPE CODES - 76 /C &C	INVALID INST = 3/0/6 OCT
01 12			PUNCH TAPE CODES - /E /C &C	INVALID INST = 3/1/6 OCT
01 13	. 2	(00)F14-2	AUTO SECTION FAULT LOC- OPEN INPUT TO "MTC > A"- ALSO MANUAL SECTION TEST	

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	ENABLE VERTICAL PARITY CHECK PUNCH TAPE CODES - 76 /D &C    INDICATORS   LOISPLAY   REPLACE ASSEMBLIES     TEST SET FAULT   400000012A1A2A19,101	INVALID INST = 3/2/6 UC?
01 14	PUNCH TAPE CODES - ZE ZO &C	INVALID INST = 3/3/6 OCT
e1 15	PUNCH TAPE CODES - 16 JE &C	INVALID INST = 3/4/6 001
C1 16 2 (00)F18.2	AUTO SECTION FAULT LOC- OPEN INPUT TO "CPJ215"- ALSO MANUAL SECTION TEST ENABLE VERTICAL PARTLY CHECK PUNCH TAPE CODES - /E /E &C  INDICATORS   DISPLAY   REPLACE ASSEMBLIES   1   1   1   1   1   1   1   1   1	INVALID INST = 3/5/6 DOT
01 17	PUNCH TAPE CODES - /6 /F &C	INVALID INST = 3/6/6 OCT
01 18	PUNCH TAPE CODES - /E /F &C	INVALID INST = 3/7/6 OCT
01 19	PUNCH TAPE COUFS - /9 /0 EC	INVALID INST = 0/1/1 GCT
61 50	PUNCH TAPE CODES - /D /O &C	INVALID INST = 0/1/5 OCT
01 21	PUNCH TAPE CODES ~ /0 /2 &C	INVALID INST = 0/4/0 OCT
01 22	DEFINE SELF YEST TAPE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
01 23 2 (00)F19.2	AUTO SECTION FAULT LOC- OPEN INPUT TO "CPJ225"- ALSO MANUAL SECTION TEST ENABLE VERTICAL PARITY CHECK ENABLE MODE SWITCH TEST STOP TAPE	

	SELF-TEST PROGRAM	REMARKS
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NONE   1.88890088812A1A2A11	<u> </u>
	BRANCH TO MAJOR OI MINOR 24 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
01 24	STOP TAPE BRANCH TO MAJOR OI MINOR 25 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
01 25	STOP TAPE	
C1 26	SET INHIBIT INCREMENT OF FLAG & ENABLE SELF TEST NOU CLOCK MODE (GTC003*) ENABLE LOW LEVEL ON GTC001*	AVOID ENABLE OF S.T. POSEIX TEST DURING LOAD DE S.T. REG
	PUNCH TAPE CODES - /3 /4 #0 #0 #0 #0 #0 #0 #0 #0 #0 EC	SHOULD CAUSE SELF TEST REG ERROR
01 27	PUNCH TAPE CODES - /3 /4 #1 #1 #1 #1 #1 #1 #1 #1 #1 #1 #1 #1 #1	TST3 (1022 ONES) SHOULD CAUSE PROCEED ERROR

01 28

TESTIDECISION   TEST/FAULT     NO.1 LEVEL   NUMBER   L	SELF-TEST PROGRAM	REMARKS !
I NUMBERI	#1 #1 #1 #1 #1 #1 #1 #1 #1 #1 #1 #1 #1 #	
	INITIATE SELF TEST MODE 3-COMPARE SELF TEST REGISTER TO A REGISTER WITH REPEAT PATTERN: 5	SHOULD NOT CAUSE SELF 1681 REG ERROR
	INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF BRANCH TO MAJOR OI MINOR 28 ON NO-GO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	SIM NO-GO

STOP TAPE BRANCH TO MAJOR OI MINOR 35 ON NO-GO

TESTIDECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
1 _ 11 12 12 11 11 11 11 11 11 11 11 11 11			
01 29		RESET INHIBIT INCREMENT OP FLAG & ENABLE SELF TEST CIU CLOCK MODÉ (GTC003*) SIOP TAPE	
01 30		SET INHIBIT INCREMENT OF FLAG & ENABLE SELF TEST NOU CLOCK MODE (GTC003*) DEFINE CTU TEST TAPE	
01 31 2	(00)F17.2	AUTO SECTION FAULT LOCH OPEN INPUT TO "MTC>A"- ALSO MANUAL SECTION TEST DEFINE NOU TEST TAPE	
		INDICATORS   LOISPLAY   REPLACE ASSEMBLIES	
		DEFINE SELF TEST TAPE SET INHIBIT INCREMENT OF FLAG & ENABLE SELF TEST NOJ CLOCK MODE	
		(GTC003*) ENABLE LOW LEVEL ON GTC001*	AVOID ENABLE OF S.T. POSEIN TEST DURING LOAD OF S.T. REG
Ol Oi		BRANCH TO MAJOR OI MINOR I PUNCH TAPE CODES - ZE Z7 &C	MINOR 1 IF POR IN MIN 31, OTHERWISE MINOR 32
01 02			MINOR 33 IF NO POR IN MIN 31
		LOAD 4 REGISTER WITH A12	SET BRANCH ADOR FOR MAJ 1 VARIABLE BRANCH
01 00		GENERATE NO OPERATION CODE OCTAL 016 PUNCH TAPE LEADER 12 INCHES LONG	IO FOOA CWS
01 00			3RD ADDR OI
		DEFINE SELF TEST TAPE SET INHIBIT INCREMENT OF FLAG & ENABLE SELF TEST NOU CLUCK MODE (STC003*) ENABLE LOW LOVEL ON GTC001*	AVOID ENABLE OF S.I. POSFIX
			TEST DURING LOAD OF S.I. REG
		PUNCH TAPE LEADER 12 INCHES LONG	
cī cī		BRANCH IN ADDRESS ENCATION IN A REGISTER	VARTABLE BRANCH, MAJ 1

TESTIDECISION	I TEST/FAULT	SELF-TEST PROGRAM	REMARK:	
	L	······································	IF FROM	30 10
			1) FIRST ADDR OF 21 END OF MAJ OF	MINOR 18
01 02 01 03 01 04 01 05 01 06 01 07 01 08 01 09 01 10		SPARE		
01 11		SP AR E		
01 12		SERIALLY LOAD THE B REGISTER WITH A4 INITIATE SELF FEST MODE 1-LOAD SELF TEST REGISTER WITH DEBEFFOREF PUNCH TAPE CODES - /3 /1 #1 &C	INACTIVE BIT PATT( BRMJ (OPD=1), ADD( =14	
01 13		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON		
01 14		SERIALLY LOAD THE B REGISTER WITH A1 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF2FFF PUNCH TAPE CODES - /3 /1 #3 &C	SIM NCU POR BRMJ (OPD=3), ADD =30 IF POR WORKEN	
01 15		MINOR OI WITH POR IN MINOR 14		
01 16 01 17		SPARE SPARE		
01 18		BRANCH TO MAJOR OI MINOR 40	BRANCH HERE FROM S	VARIABLE
		DARKET TO MAJON OF MINOR 40		
OI 19		STOP TAPE, MISMLAY C REGISTER, NO-GO LIGHT ON		
01 20 01 21 01 22		SPARE SPARE SPARE		

TEST DECISION			REMARKS
01 23 01 24 01 25 01 26 01 27 01 28 01 29 01 30		SPARE	
01 31 01 32		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON SPARE	MIN 17 WITH POR IN MIN 14
01 33		STOP TAPE, DISPLAY C REGISTER, ND-GO LIGHT ON	
01 34 2	(00)T11.2	AUTO SECTION TEST LOC- TEST IF "MTC=A" ENABLES STATE 2. USE C->ROM TO VARY BRANCH ADDR. 1ST JIME THROUGH TEST =34, 2ND TIME =30 COMPARE THE B REGISTER TO THE A REGISTER LOGICALLY 'AND' C REGISTER AND O3F - RESULT IN B & C REGISTER INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFORF BRANCH TO MAJOR 01 MINOR 4	C->ROM
01 35		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
01 36		SPARE	
01 37 2	(00)F16.2	AUTO SECTION FAULT LOC: OPEN INPUT TO "CPJ215"  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
01 38		SPARE	
C1 39 01 40 01 41 C1 42 01 43 01 44		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON BRANCH TO MAJOR OI MINOR 88 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON BRANCH TO MAJOR OI MINOR 81 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	MIN 30 WITH POR IN MIN 14
01 47 2	(00)F20.2	AUTO SECTION FAULT LOC- OPEN INPUT TO "CPJ215"	

ATESTADECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT DN	
		INDICATORS   LOISPLAY   REPLACE ASSEMBLIES	
01 48 01 49		SPARE SPARE	
01 50 01 51 01 57 01 53		STOP TAPE, DISMAY C REGISTER, NO-SO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT ON STOP TAPE, DESPLAY C REGISTER, NO-GO LIGHT ON SPARE	
01 54		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
C1 55 C1 56 O1 57 C1 58 C1 59		SPARE SPARE SPARE SPARE SPARE	
01 60 3	F10-1-G	AUTO SECTION FAULT LOC- STATE 2 ONLY WHEN BRANCH WITHIN MAJ STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   INTIATA (23,2)	
01 61 01 62 01 63 01 64		SPARE SPARE SPARE SPARL	
01 65 2	(00)F21.2	AUTO SECTION FAULT LOCH OPEN INPUT TO "CPJ225" STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   LDISPLAY   3894ASE ASSEMBLIES     NO-GO   L BLANK   12A1A2A11   1	
01 66 01 67		BUGIN TEST OF "VERIFY ENTIRE TAPE" MINORS 65-90 INDITIAL SHEET TOST MODE Z-EDAD SHEE TEST RESISTER WITH DESERBORFF ENABLE HI SPEED MEMORY MODE WITH ADDRESS: 0 DATA: 0 PUNCH TAPE LEADER 12 INCHES LONG RESET MEMORY FILL MODE PUNCH TAPE LEADER 10 INCHES LONG	EN LOAD DE BREG ON EMAINS

TEST   DECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
	COMPARE THE 8 REGISTER TO A LUGICALLY 'AND' C REGISTER AND A00008 - RESULT IN B & C REGISTER BRANCH TO MAJOR 01 MINOR 68 ON NO-SO BRANCH TO MAJOR 01 MINOR 69	
01 68	STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT ON	
01 69 01 70	INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFDEFFOFFF COMPARE THE B REGISTER TO A00008 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR OI MINOR 71 ON NO-GO BRANCH TO MAJOR OI MINOR 72	
01 71	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
01 72 01 73	INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1F070FFF ENABLE HI SPEED MEMORY MODE WITH ADDRESS: 0 DATA: 0 PUNCH TAPE LEADER 12 INCHES LONG RESET MEMORY FILL MODE PUNCH TAPE LEADER 12 INCHES LONG COMPARE THE 8 REGISTER TO A001 LOGICALLY 'AND' C REGISTER AND AE014 - RESULT IN B 8 C REGISTER BRANCH TO MAJOP 01 MINOR 74 ON NO-50 BRANCH TO MAJOR 01 MINOR 76	EN MTW1->BREG ON KMVO11
01 74	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
01 75 2 (00)T10.1	AUTO SECTION TEST LOCATION- NO STATE 2 WITH UNBR, CHECK STATE 2 WITH BRMJ BRANCH TO MAJOR 01 MINOR 60	
01 76 01 77	INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFFOFFF COMPARE THE B REGISTER TO AE014 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR OI MINOR 78 ON NO-GO BRANCH TO MAJOR OI MINOR 79	

TEST DECISION   TEST/FAULT   NO.1 LEVEL   NUMBER		REMARKS
01 78	STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT ON	
01 79		
01 80	LOAD A REGISTER WITH 012 ENABLE MEMORY VERIFY ENTIRE TAPE MODE STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
01 81	SP <b>A</b> RE	
G1 82	SPARE	
01 83 01 84	SPARE SPARE	
01 85	SPARE	
C1 86	SPARE	
01 87 01 88	SPARE	
01 88	SPARE SPARE	
C1 90	SPARE	
01 91	SPARE	
01 92 01 93	SPARE SPARE	
01 94	SP ARE	
01 95	SPARE	
01 96	SPARE	
01 97 01 98	SP AR E SP AR E	
61 99	MINOR 85 IF POR IN MINOR 14 LOAD A REGISTER WITH 01800	SET UP BRANCH ADDR FOR VARIABLE BRANCH MAJ 1 MIN 1
	FOLLOWING IS 498 NO OPS  PUNCH TAPE CODES - /E /O &C /E /O &C /E /O &C /E /O &C /E	VALUE STATES I WILL STATES
	/0 &C /E /0	
	23 0/ 3/ 33 0/ 3/ 30 / 3/ 33 0/ 3/ 33 0/ 3/ 33 0/ 3/ 33	
	/E /O &C /E /O	
	20 \ E \ \0 \ \0 \ \0 \ \0 \ \0 \ \0 \ \	
	/E /O &C /E	
	0 &C /E /O &C	
	/E /0 &C /E	
	0\ 8\ 23 0\ 3\ 0\ 0\ 3\ 0\ 3\ 0\ 0\ 3\ 0\ 0\ 3\ 0\ 0\ 3\ 0\ 0\ 0\ 3\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\	
	0.5 0/ 5/ 0.5 0/ 0.5 0/ 5/ 0.5 0/ 0.	
	7	
	20 /E /O &C	
	/E /O &C /E	
	0	
	40 12 10 40 12 10 40 12 10 40 12 10 40 12 10 40	

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS	ı
I NO.1 LEVEL 1 NUMBER 1			۱

/E /0 &C /E /O SC /E /O &C /E /O &C /E /O &C /E /O &C /E /O 28 O/ 3/ 38 O/ 3/ 05 O/ 3/ 03 O/ 3/ 03 O/ 3/ 03 /E /0 &C /E 0\ 3\ 0\ 5\ 33 0\ 3\ 0\ 28 O/ E/ O &C /E /O &C /E /O &C /E /O &C /E /O &C /E /0 28 O/ E/ O &C /E /O &C /E /O &C /E /O &C /E /O &C /E /0 &C /E /O /E /0 &C /E 0\ 3\ 03 0\ 4\ 03 0\ 4\ 03 0\ 4\ 03 0\ 6\ 4\ 03 0\ 6\ 10 8C /E /0 /E /0 &C /E 0\ 3\ 03 0\ 4\ 02 0\ 3\ 03 0\ 4\ 03 0\ 5\ 03 0\ 6\ 10 8C 1E 10 33 O\ 3\ 03 O\ 3\ 05 \ 6 \ 05 O\ 3\ 05 /E /0 &C /E /0 SC /E /0 SC /E /0 SC /E /0 SC /E /0 28 01 31 28 01 31 28 01 31 28 01 31 28 01 31 28 /E /0 &C /E /0 23 0\ E\ 70 8C \ F\ 73 0\ E\ 70 8C \ E\ 70 8C \ S /E /0 &C /E 10 &C /E /O &C /E /O &C /E /O &C /E /O 23 O\ 3\ 0 &C /E /O &C /E /O &C /E /O &C /E /O &C /E /0 &C /E /0 &C /E /0 &C /E /0 &C /E 28 0\ 3\ 0\ 8C \ /E \ /0\ 8C /E /0 &C /E /0 &C /E /0 &C /E /0 &C /E /O 28 O/ H/ 28 3\ 02 0\ 3\ 03 0\ 3\ /O &C /E /O /E /0 &C /E 0\ 3\ 03\ 0\ 3\ 03\ 0\ 3\ 03\ 0\ 3\ /C &C /E /O 0\ 9\ 23 0\ 9\ 23 0\ 9\ 30 0\ 9\ 30 0\ 9\ 30 0\ 9\ 30 0\ 28 O/ E/ 08 C/ E/ 08 O/ E/ 08 /L /0 &C /E /O 28 O/ E/ 0 &C /E /0 &C /E /0 &C /E /0 &C /E /0 &C 76 /0 &C /E 70 &C /E /0 &C /E /0 &C /E /0 &S /E /0 &C /E /0 23 0\ 3\ 03 /8 /0 &C /E 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 0\ 0\ 3\ 0\ 0\ 3\ 0\ 0\ 3\ 0\ 0\ 3\ 0\ 0\ 3\ 0\ 0\ 3\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 

TESTIDECISION   TEST/FAULT     NO.1 LEYEL   NUMBER	SELF-TEST PROGRAM	REMARKS
	/E /O &C /F /O &C /E /O &C /E /O &C /E /O &C /E	
	/O SC /E /O	
	28 07 37 08 07 47 08 07 47 08 07 48 08 08 37 08	
	75 00 80 76 70 80 76 70 80 76 70 80 76 70 80 76	
	70 80 76 70 80 76 70 80 76 70 80 76 70 80 76 70	
	30 /E /O &C	
	3 0  3 0  3 0  3 0  3 0  3 0  3 0  3 0	
	0\ 4\ 03 0\ 3\ 03 0\ 4\ 03 0\ 3\ 03 0\ 3\ 03 0\	
	03 0\ 9\ 03 0\ 9\ 03 0\ 9\ 03 0\ 9\ 03 0\ 9\ 03	
	75 00 30 00 31 03 00 31 03 00 31 03 00 31 03 00 31	
	/O &C /E /O	
	03 0\ 2\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03	
	75 70 80 75 70 80 76 70 80 75 70 80 7E 70 80 7E	
	/0 &C /E /O	
	28 0/ E/ 03 0/ E/ 08	
	/F /0 &C /E	
	0/ 4/ 23 0/ 5/ 23 0/ 1/ 22 0/ 6/ 23 0/ 6/ 23 0/ 6/ 23 0/	
	00 0\ 9\ 00 0\ 9\ 00 0\ 9\ 00 0\ 9\ 00 0\ 9\ 00 0\ 9\ 00 0\	
	9\ 08 0\ 9\ 08 0\ 9\ 08 0\ 9\ 08 0\ 9\ 08 0\ 9\ 08 0\ 9\	
	/0 SC /E /O SC /E /O SC /E /O SC /E /O SC /S /O	
	03 (1 4 0 3 0 4 0 3 0 4 1 0 3 0 4 2 0 3 0 4 2 0 3 0 2 6 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	23 OV 3V 33 OV 3V	
END OF M	A LOD TETET	

```
LITSII PECISION | TEST/FMULT
                                                                                                           SELF-TEST PROGRAM
                                                                                                                                                                                                                     REMARKS
1 40.1 LLVLL 1 NGESES 1
                          MAJOR TEST 02
                                                                                           CONTAINS THE FOLLOWING SECTIONS :
                                                                                              1)TEST T30 OF AUTO SECTION
                                                                                              2) TEST (00) T1.11.3 OF AUTO SECTION
                                                                                              3)TEST (00)13.6.G.3 OF AUTO SECTION
                                                                                              4) VARIOUS AUTO SECTION FAULT LOC.
                                                                                              51BRANCH LOC TO AVOID PROCEED ERROR
                          02 00 2
                             (00)F22.4
                                                        FAULT IN MARC, < INSTEAD OF =
                                                           LOAD A REGISTER WITH 001
                                                            STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
                                                           PUNCH TAPE LEADER 12 INCHES LONG
                                                                       I INDICATORS | DISPLAY | REPLACE ASSEMBLIES
                                                                       ITEST SET FAULT | 21000000000 | 1A1A1A(23,14)
                                                                       !_____11A1A2A15
                                                                       | TEST SEL FAULT | 100000000011A1A1A121.22.231 | MPC062
                                                        FOLLOWING IS 524 NO OPS
                                                            PUNCH TAPE CODES - /E /O &C /E /O &C /E /O &C /E /O &C /E
                                                                                               /G &C /E /O &C /E /O &C /E /O &C /E /O &C /E /O
                                                                                               28 O/ B/ 38 O/ B/ 38 O/ B/ 38 O/ B/ 38 O/ B/ 38
                                                                                               7F 70 &C 7E 70 &C 7E 70 &C 7E 70 &C 7E 70 &C 7E
                                                                                               70 80 7E 70 80 7E 70 80 7E 70 80 7E 70 80 7L 70
                                                                                               23 01 31 23 01 31 23 01 31 23 01 31 23 01 31 23
                                                                                               /F /0 &C /E /0 &C /E /0 &C /E /0 &C /E /0 &C /E
                                                                                               70 8C /E /O 8C /E /O 8C /E /O 8C /E /O 8C /E /O
                                                                                               23 0\ 3\ 23 0\ 3\ 23 0\ 3\ 24 \ 23 0\ 3\ 24 \ 25 0\ 3\ 24 \ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 25 0\ 3\ 
                                                                                               75 70 80 7E 70 80 7E 70 80 7E 70 85 7E 70 80 7E
                                                                                               70 &C /E /O &C /E /O &C /E /O &C /E /O &C /E /O
                                                                                               23 C( 31 23 O( 31 23 O( 31 23 O( 31 23 O( 31 23
                                                                                               /F /0 &C /E /0 &C /E /0 &C /E /0 &S /E /0 &S /E
                                                                                               70 8C /E /O 8C /E /O &C /E /O &C /E /O &C /E /O
                                                                                               28 C/ H/ O&C /E /O &C /E /O &C /E /O &C /E /O &C
                                                                                               7E 70 &C 7E 70 &C 7E 70 &C 7E 70 &C 7E 70 &C 7E
                                                                                               70 86 7E 70 8C 7E 70 8C 7E 70 8C 7E 70 8C 7E 70
                                                                                               80 /E /O 80
                                                                                               76 70 80 76 70 80 76 70 80 76 70 80 76 70 80 76 70 80 76
```

01 EV 38 01 EV 38 01 EV 38 01 EV 38 61 EV 38 01

	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			
TESTIBECTSION   TEST/FAULT	SELF-TEST PROGRAM	!	REMARKS	i
L NO. L LEVEL L NUMBER L				

28 O/ 3/ 28 O/ 3/ 28 O/ 4/ 28 O/ 3/ 28 O/ 3/ 28 2\ 33 6\ 3\ 30\ 3\ 33 6\ 3\ 33 6\ 3\ 33 6\ 3\ 33 6\ 3\ 0\ 3\ 0\$ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 3\ 0\ 28 C/ E/ 08 C/ E/ 08 C/ F/ 08 C/ E/ 08 76 /0 &C /E /O 31 03 01 31 03 01 31 03 01 31 03 01 31 03 01 31 70 &C 7E 70 28 O1 31 03 01 31 03 01 31 03 01 31 03 01 31 03 76 70 80 7E 0\ 3\ 03 0\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 00\ 3\ 0 28 O\ 3\ 28 O\ 3\ 03 7E 70 &C 7E 0\ 3\ 0\$ 0\ 5\ 0\$ 0\ 5\ 0\$ 0\ 5\ 0\$ 0\ 5\ 0\$ 0\ 6\ 0 23 C\ 3\ 28 O\ 3\ 0.8 C\ 3 /E /0 &C /E 70 &C /E /O 23 O/ 31 03 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 03 0\ 5\ 23 0\ 3\ 23 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3\ 0.8 0\ 3 /E /0 &C /E 70 80 /E /O /E /0 &C /E /O &C /F /O /E /O &C /E 0\ 5\ 23 0\ 5\ 33 0\ 5\ 23 0\ 5\ 23 0\ 5\ 23 0\ 5\ 23 0\ /E /0 &C /E /O 23 0\ 3\ 03 0\ 3\ 03 0\ 3\ 02 0\ 3\ 03 0\ 3\ 03 /E /0 &C /E /O 23 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 0\ 3\ 03 75 70 8C 75 /O &C /E /O 23 0\ E \0 &C \E \0 &C \E \0 &C \E \0 &C \E \0 75 70 8C 7E /O SC /E /O 28 O\ 3\ 03 O\ 5\ 03 /E /O &C /E /O &C /E /O &C /E /O &C /E 7E 70 &C 7E 28 0\ 9\ 03 0\ 9\ 03 0\ 9\ 03 0\ 9\ 03 0\ 9\ 03 /E /0 &C /E /O 02 0\ 3\ 03 0\ 3\ 00 3 0\ 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 00 3\ 0 7E 70 &C 7E /O &C /F /O &C /E /O &C /E /O &C /E /O

TESTIFECTSION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
?	(00)F1-12 (00)F3-8 (00)F8-3 (00)F9-4 (00)F22-5	8C /E /O 8C	
02 01 2	(00)F1-1	PUNCH TAPE   EAFER 12 INCHES LONG  AUTO SECTION FAULT LOG - BRANCH WITHIN MAJ INACTIVE	
	(6071 121	ENABLÉ VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GD LIGHT ON    INDICATORS   DISPLAY   BEPLACE ASSEMBLIES     NO GO	 
02 <b>0</b> 2 02 <b>0</b> 3		SPARE SPARE	
02 04 3	(00)T3.6.N	AUTO SECTION BRANCH LOC- TRANS T3.6.N -> T3.6.NN THRU MAJ 2 TO AVOID PROCEED ERROR AT 02 00 BRANCH TO MAJOR 19 MINOR 3	GD TO T3.6.NN

		TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
(_DBET_	<b></b> .Y <b>.k.</b>	1		
02 05	5	(00)F3.6.G	FAULT IN WALL FOR END OF DATA STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			NO GO L BLANK LLALALADO.	APF351# 591
02-06	1	110	ALTO SECTION TEST LOCATION - TEST OF LS8, 6SB, 4SB, 3SB OF MABC PREVIOUS TEST = (00)T22 ENABLE VERTICAL PARITY CHECK BRANCH TO MAJOR 37 MINOR 2	
62 07	2	(00)F3.5	INPUT TO URRANCH WITHIN MAJU OPEN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS L DISPLAY I REPLACE ASSEMBLIES	
02 08 02 <b>09</b>			SPARE SPARE	
02 10	1		MANUAL SECTION BRANCH LOCH FRANSFER OD 12 -> 12 0). THRU HERE TO AVOID PROCEED ERROR AT 02 00 BRANCH TO MAJOR 12 MINOR 1	CO TO ETNAL TESTS OF MAMUAL MEMORY CONTROL TESTS
02 11 02 12 02 13 02 14 02 15 02 16 02 17 02 18			SP AR E SP ARE	
02 <b>19</b> 02 20	3	(00)T1.11.	TEST SCU INST DECODE MATRIX USING LDAB & CMAB SERIALLY LOAD THE B REGISTER WITH AAAAAAAA COMPARE THE B REGISTER TO 55555555 BRANCH TO MAJOR OZ MINOR 21 ON NO-SO	
	<b>L</b> <sub>r</sub>	F1.11.2.6	FAULT IN SCU INST DECODE MATRIX, USOD=3 ENABLE VERTICAL PARTTY CHECK PUNCH TAPE CODES - 78 /8 &C STOP TAPE, DISPLAY C REGISTER, NO-G3 LIGHT ON	INVALID INST = 2/1/3 OCTAL

TESTIDECISION   TEST/FAULT   NO.1 LEVEL   NUMBER		I REMARKS
	INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES    ITEST_SET_EAULT_I	IAI544 SãO IAI544 STRING
02 21 4 F1.11.2.N	FAULT AT RRMJ IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES       NO GO	
02 22 5 (00)F3.6.G	FAULT IN NO-GO "OR"GATE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   BEPLACE ASSEMBLIES     NO-GO   1 170000000012A1A2A06	AAT091 S@O
02 23 02 24 02 25 02 26 02 27 02 28 02 29	SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE	
C2 30 3 (O1)F11.2.	"MTC = A" OK BUT "MTC>A" FAILS ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	IPJ016* Sal
02 31 02 32 02 33	SPARE SPARE SPARE	
02 34 3 (01)F11.2.	BOTH "MTC>A" & "MTC=A" FAIL ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST DECISION   TEST/FAUL	T   SELF-TEST PROGRAM	REMARKS
	I INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GQ 1 3200000012A1A2A(8:10)	_{  _  CFJ036* Sal
02 35 02 36 02 37 02 38 02 39 02 40 02 41 02 42 02 43 02 44 02 45 02 46 02 47 02 48 02 49 02 50 02 51 02 52 02 53 02 54 02 55 02 56 02 57 02 58 02 59	SPARE	
02 60 3 (01)F10.1.	CAN NOT BRANCH IN REV DIRECTION, NO AUTO START T.S.  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK   IAIAIA10         IAIA3A05         IZAIAZA(11.8.9.17)	
02 61 02 62 02 63 02 64 02 65 02 66 02 67 02 68 02 69 02 70	SPARE	

	ST/FAULT   NUMBER L		REMARKS
02 72 02 73	SPARE SPARE		
02 74 4 (00) 02 75	INITIATE COMPARE	NST DECODE MATIX USING 1811 SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFF7 THE B REGISTER TO A O MAJO? 2 MINOR 76 ON NO-GO	PJB -> RIM
5 F3.6	ENABLE VI PUNCH TAR	CU INST DECODE MATRIX, LSOD=5 ERTICAL PARTTY CHECK PE CODES - 7D 78 &C E, DISPLAY C REGISTER, NO-60 LIGHT ON	INVALID INSR = 2/1/5 DCTAL
		INDICATORS I DISPLAY I REPLACE ASSEMBLIES     EST SET FAULT I 4000000012A1AZA(1.2)     EST SET FAULT I 400000401HIGHER LEVEL OF MAINTENANCE     O GO	IAI546 SãO IAI546 STRING
02 76 5 F3.6	STOP TAPA	F LATCH ERTICAL PARTTY CHECK E, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS   DISPLAY   REPLACE ASSEMBLIES   O GO	
02 77 02 78 62 79 02 80 02 81 02 82 02 83 02 84 02 85 02 86 02 87	SPARE		
02 89 02 90 02 91 62 92 02 93 02 94 02 95 02 96 02 97 02 98	SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE		
02 99	END OF M	AJOR TEST	

TEST DECISION   TEST/FAULT    NO.1 LEVEL   NUMBER   1	SELF-TEST PROGRAM	REMARKS
04.00	OUNCE TARE LEADER TO THE LEAD	
04 00	PUNCH TAPE LEAFER 12 INCHES LONG DEFINE SELE TEST TAPE	
	SET INHIBIT INCREMENT OF FLAG & ENABLE SELF TEST NOU CLOCK MODE (GTC003*)	
	EMABLE LOW LEVEL ON GTCGO1*	
	BRANCH TO MAJOR 5 MINOR O	
	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
04 01	BRANCH TO MAJOR 5 MINOR 2	
	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
04 02	BRANCH TO MAJOR 5 MINOR 3	
	STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT ON	
04 03	BRANCH TO MAJOR 5 MINOR 4 ON NO-GO	
	STOP TAPE, DISPLAY C REGISTER, MO-GO LIGHT ON	
04 04	END OF MAJOR TEST	

TESTIPECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
05 00	STOP TAPE	
	BRANCH TO MAJOR OF MINOR 5 STOP TAPE, DISPLAY C REGISTER, NO-GD LIGHT ON	
05 01	STOP TAPE	
	BRANCH TO MAJOR 4 MINOR 1	
	STOP TAPE, DISCLAY C REGISTER, NO-GO LIGHT ON	
05 02	STOP TAPE	
	INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF	SIM NO-GO
	BRANCH TO MAJOP 4 MINOR 2 ON NO-30	
	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
05 03	STOP TAPE	
	INITIATE SELF LEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF	SIM NO-GO
	BRANCH TO MAJOR 4 MINOR 3	
05 04	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
UD U4	STOP TAPE	
	BRANCH TO MAJOR OF MINOR 6	
05 05	STOP TAPE, PISPLAY C REGISTER, NO-GO LIGHT ON	
	BRANCH TO MAJOR 05 MINOR 1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
05 06	ENABLE VERTICAL PARITY CHECK	
05 07	END OF MAJOR TEST	

TESTICECTSION   _NO.LLEVELL			REMARKS
	*****	*************************	**************************************
<b>☆</b> <b>★</b>		TEST FORMAT CHECK WITH WRUNG FORMAT	*
* **	*****	*************************	* *************
06 00		DEFINE SELF TEST TAPE IST ADDR CHAR FOLLOWING 2ND INST CHAR PUNCH TAPE CODES - /F /7 &6	ADDR = 60 01
		PUNCH TAPE CUDES - 80 /F /7 &C /F /7 &C	SET UP TEST ADDR
		IST ADDR CHAR FULLOWING IST INST CHAR PUNCH TAPE CORES - /F &6	ADDR = 50 02
		2ND INST CHAR FOLLOWING 1ST ADDR CHAR PUNCH TAPE CODES - /7	ADDR = 60 03
		2ND ADDR CHAR FOLLOWING 2ND INST CHAR PUNCH TAPE CGDES - 80	ADDR = 06 00
		PUNCH TAPE CODES - /F /7 &C /F /7 &C /F /7 &C /F /7 &C	SET UP TEST ADDR
		IST INST CHAR FOLLOWING DATA CHAR PUNCH TAPE CODES - #0 /F	ADDR = 06 04
		PUNCH TAPE CODES - /7 &C	SET UP TEST ADDR
		IST INST CHAR FOLLOWING IST ADDR CHAR PUNCH TAPE CODES - &6 /F	ADDR = 60 05
		2ND ADDR CHAR FOLLOWING 1ST INST CHAR PUNCH TAPE CODES - 80	ADDR = 06 00
		PUNCH TAPE CODES - /F /7 &C /F /7 &C /F /7 &C PUNCH TAPE CODES - /F /7 &C /F /7 &C /F /7 &C	SET UP TEST ADDR
		DATA CHAR FOLLOWING 1ST INST CHAR PUNCH TAPE CODES - /F #0	ADDR = 06 06
		2ND INST CHAR FOLLOWING DATA CHAR PUNCH TAPE CODES - /7	ADDR = 06 07

	SELF-TEST PROGRAM	I REMARKS I
	PUNCH TAPE CODES - &C /F /7 &C	SET UP TEST ADDR
	DATA CHAR FOLLOWING IST ADDR CHAR PUNCH TAPE CODES - 36 #C	ADDR = 60 08
	2ND ADDR CHAR FULLOWING DATA CHAR PUNCH TAPE CODES - @G	ADDR = 06 00
	PUNCH TAPE CODES - /F /7 &C /F /7 &C /F /7 &C PUNCH TAPE CODES - /F /7 &C /F /7 &C /F /7 &C PUNCH TAPE CODES - /F /7 &C /F /7 &C /F /7 &C	SET UP TEST ADDR
	END OF DATA CHAR FOLLOWING 1ST ADDR CHAR PUNCH TAPE CODES - 86 80	ADDR = 60 09
	PUNCH TAPE CODES - 20 /F /7 &C  PUNCH TAPE CODES - /F /7 &C /F /7 &C /F /7 &C  PUNCH TAPE CODES - /F /7 &C /F /7 &C /F /7 &C  PUNCH TAPE CODES - /F /7 &C /F /7 &C /F /7 &C	SET UP TEST ADUR
06 10	7 HOLE PRESENT PUNCH TAPE CODES - 40	
06 11	HORIZONTAL PARITY EVEN => FAULT PUNCH TAPE CODES - 84 PUNCH TAPE CODES - 88 08 80  CHECK FOR CORRECT VERTICAL PARITY PUNCH TAPE CODES - /1 /5 89	2ND & 3RD CHAR EVEN VERTICAL PARITY ENABLE VERTICAL PARITY CHECK
06 12	COLUMN 1 = 000 VERTICAL PARITY => FAULT PUNCH TAPE CODES - &4 PUNCH TAPE CODES - /1 /5 &5	ENABLE VERTICAL PARITY CHECK
C6 13	COLUMN 2 = ODD VERTICAL PARITY PUNCH TAPE CODES - 84 PUNCH TAPE CODES - 02 PUNCH TAPE CODES - /1 /5 85	SET UP VERFICAL PARITY FAULT ENABLE VERTICAL PARITY CHECK
06 14	COLUMN 3 = ODD VERTICAL PARTTY PUNCH TAPE CODES - 84 PUNCH TAPE CODES - 02	SET OF VERTICAL PARITY FAIRT

TEST!DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	PUNCH TAPE CODES - 71 /5 80	EMABLE VERTICAL PARITY CHECK
06 15	COLUMN 4 = ODD VERTICAL PARITY PUNCH TAPE CODES - 84 PUNCH TAPE CODES - 08 PUNCH TAPE CODES - /1 /5 80	SET UP VERTICAL PARITY FAULT FNABLE VERTICAL PARITY CHECK
06 16	COLUMN 6 = ODD VERTICAL PARITY PUNCH TAPE CODES - 84 PUNCH TAPE CODES - 20 80 80 PUNCH TAPE CODES - 71 /5 &C	SET UP VERTICAL PARITY HAULT ENABLE VERTICAL PARITY CHECK
05 17	COLUMN 8 = ODD VERTICAL PARITY PUNCH TAPE CODES - 84 PUNCH TAPE CODES - 20 80 80 PUNCH TAPE CODES - /1 /5 84	SET UP VERTICAL PARITY HAULT ENABLE VERTICAL PAPITY CHECK
06 i8	CHECK FOR CORRECT VERTICAL PARITY PUNCH TAPE CODES - &4 PUNCH TAPE CODES - /1 /5 &4	CLEAR VERTICAL PARITY ENABLE VERTICAL PARITY CHECK
	END OF MAJOR TEST	

TEST   DECISION   TEST/FAULT   NO.1 LEVEL   NUMBER		REMARKS
I DURILLERE LILINGE DE LE		
	**************************************	*************
* *	IN-PROCESS REGISTER FAULTS TESTS AND REGISTERS TESTS	*
*	THE PROCESS RESTORER PASETS TESTS AND RESTSTERS	*
在京本春本春本春本春水春水	**************************************	<b>《 **********</b>
07 00	DEFINE SELF TEST TAPE	
	SET INHIBIT INGREMENT OP FLAG & ENABLE SELF TEST NOU CLOCK MODE (GTC003*)	
	ENABLE LOW LEVEL ON GTCOOL*	
	COMPARE THE B PESISTER TO 00000000	BOTH AND REG SATURATED WITH O S => NO FAULT
07 01	COMPARE THE B REGISTER TO FFFFFFF	A ALL 1 S, B ALL O S =>
07 02	INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFDF0F9F SERIALLY LOAD THE B REGISTER WITH EFFFFFFF	SRES->DSPL, MSHD DSPL->RIM
	COMPARE THE B REGISTER TO 00000000	A ALL O S.B ALL 1 S => FAULT
07 03	INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFDF0FBF SERIALLY LOAD THE B REGISTER WITH AFFFFFFF	GREG->DSPL, MSHD DSPL->RIM
07 04	COMPARE THE B REGISTER TO 0	TEST OL ARES
07 04	INITIATE SELF TEST MODE 2-LOAD SELF TEST RESISTER WITH OFBEDFORBE LOGICALLY "AND" C REGISTER AND AFFFFFFF - RESULT IN B & C REGISTER	GREG->DSPL, MSHD DSPL->RIN TEST C->B & PE OF MSHD WITH AANC
	COMPARE THE B REGISTER TO THE A REGISTER	BREG SATURATED WITH 1 S => FAULT
07 05	INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFBF LOGICALLY TAND' C REGISTER AND AFFFFFFF - RESULT IN B & C REGISTER	MSHD DSPL=0->RIM TEST C=0 S->B & PE OF MSHD=0 WITH AANC
	COMPARE THE B REGISTER TO A	BRSS SATURATED WITH 0 S => FAULT
07 06	LOGICALLY 'AND' C REGISTER AND AFFFFFFF - RESULT IN R & C REGISTER COMPARE THE B MEGISTER TO 5	· ACCT
	ENABLE VERTICAL PARITY CHECK	
07 07	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON SURIALLY LOAD THE B REGISTER WITH AFFFFFFF	
	COMPARE THE B REGISTER TO A	
	SFOR TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
07 08	INITIATE SELF IEST MODE 2-LOAD SELF TEST REGISTER WITH OFBEDFOEBF	GREG+>DSPL, MSHO=F->RIM
	SERIALLY LOAD THE B REGISTER WITH FEELFEFF COMPARE THE B REGISTER TO THE A REGISTER	BOTH ARB REG SATURATED WITH
	COM AND THE WAY OF THE A IN OLD EN	15 =>NO FAULT
07 09	SERIALLY LOAD THE B REGISTER WITH AFFIFFF	
	COMPARE THE PIPERSTER TO THE AIREGISTER BRANCH TO MAJOR OF MINOR TO ON NO-GO	
	BRANCH TO MAJOR OF MINOR 11	
07 10	STOP PAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
07 11		
C7 12	LOGICALLY "AND" C REGISTER AND ASSESSES - RESULT IN G & C REGISTER	
	COMPARE THE 3 PEGISTER TO A BRANCH TO MAJUP OF MINOR 13 ON NO-SO	
	William 10 Fitton Of Ottook 15 Off NO OO	

ITESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	BRANCH TO MAJO® 97 MINOR 14	
07 13	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
07 14		
07 15	SCRIALLY LOAD THE B REGISTER WITH AFFFFFF	
	COMPARE THE BIREGISTER TO THE A REGISTER	
	BRANCH TO MAJOR 07 MINOR 16 ON NO-GO	
	BRANCH TO MAJOR 07 MINOR 17	
07 16	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
07 17		
07 18	SERIALLY LOAD THE B REGISTER WITH A0000000	
	COMPARE THE B REGISTER TO THE A REGISTER	
	BRANCH TO MAJOR 07 MINOR 19 ON NO-GO	
	BRANCH TO MAJOR 07 MINOR 20	
07 19	STOP TAPE, DISPLAY C RECISTER, NO-GO LIGHT ON	
07 20		
07 21	SERIALLY LOAD THE B REGISTER WITH AFFFFFF	
	SERIALLY LOAD THE B REGISTER WITH A	
	COMPARE THE & REGISTER TO A0000000	
	BRANCH TO MAJOP 07 MINOR 22 ON NO-GO	
	BRANCH TO MAJOR 07 MINOR 23	
07 22	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
07 23		
07 24	SERIALLY LOAD THE B REGISTER WITH AFFFFFF	
	COMPARE THE B REGISTER TO AEFFFFFF	
	BRANCH TO MAJOR 07 MINOR 26 ON NO-GO	
07 25	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
07 26		
07 27	LOGICALLY "AND" C REGISTER AND AFFFFFFF - RESULT IN B & C REGISTER	
	COMPARE THE 8 REGISTER TO A	
	BRANCH TO MAJOS 07 MINOR 29 ON NO-GO	
07 28	STOP TAPE, DISPLAY C REGISTER, ND-G0 LIGHT DN	
07 29		
07 30	COMPARE THE 8 REGISTER TO A1	
	BRANCH TO MAJOR O7 MINOR 31 ON NO-GO	
	BRANCH TO MAJOR 07 MINOR 32	
C7 31	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
07 32	ENABLE VERTICAL PARITY CHECK	
07 33	END OF MAJOR TEST	

TEST DECISION   TEST/FAULT		REMARKS
NO.L LEVEL L NUMBER		
****	******	****
*		*
*	MANUAL MEMORY TEST CONTROL SELF TEST	*
<b>*</b>	MAJORS 8, AND 10 - 12	*
* * * * * * * * * * * * * * * * * * * *	**************************************	* *********
*********		***************************************
28 00	DEFINE SELF TEST TAPE	
	SET INHIBIT INCREMENT OF FLAG & ENABLE SELF TEST NOU CLOCK MODE	
	(GTC003*)	
	ENABLE LOW LEVEL ON GTCOO1*	
10.8	ENABLE LO SPEED MEMORY MODE WITH ADDRESS: O DATA:	
	O Punch Tape Leader 24 Inches Long	
	RESET MEMORY FILL MODE	
	STOP TAPE	
08 02	ENABLE HI SPEED MEMORY MODE WITH ADDRESS: O DATA: O	
	PUNCH TAPE LEADER 36 INCHES LONG	
	RESET MEMORY FILL MODE	
	PUNCH TAPE LEADER 12 INCHES LONG STOP TAPE	
98 03	INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH DF7F0F0FFF	SIM CM7. INH ALL MEM
	ENABLE WORST CASE MEMORY MODE-ADDRESS: O PATTERN: O	Similar Medical Medica
18 04	RESET MEMORY FILL MODE	
18 05	ENABLE VERTICAL PARITY CHECK	
08 06	END OF MAJOR TEST	

TESTITECTSION NO.1 LEVEL	•	SELF-TEST PROGRAM	REMARKS	!
69 01 69 00		ENABLE VERTICAL PARTTY CHECK STOP YAPE, DISPLAY C REGISTER, NO-OD LIGHT DN		
09-02 - 2	F242-1 F332-1	AUTO FAULT LOG - ARSIII OR ABSIIZ SFO STOP TAPE, CISPLAY C REGISTER, NO-GO LIGHT ON		
		INDICATORS   I DISPLAY   REPLACE ASSEMBLIES   INDIGO   J BLANK   IIAIAIA22	i	
09-03		END OF MAJOR TEST		

TEST  DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
30 00	DUFING SELF TEST TAPE SET INHIBIT INCREMENT OP FLAG & ENABLE SELF TEST NOU CLOCK MODE (GTC003*) ENABLE LOW LEVEL ON GTC001*	
10 01	ENABLE LO SPEED MEMORY MODE WITH ADDRESS: 0 DATA:	
10 02 10 03 10 04	RESET MEMORY FYLL MODE BRANCH TO MAJOR 11 MINOR 20 END OF MAJOR TEST	

TREST CECTS ION   TEST / AULT	SECH-MEST PROGRAM	<b>35 45</b> 45 5
- Sustantification in the state of the state	<u> </u>	
11 00 1) C1	BPANCH TO AUDRESS LOCATION IN A REGISTER ENABLE HI SPEEL MEMORY MODE WITH ADDRESS: 6 DATA: AG22C680 PUNCH TAPE LEADER 12 INCHES LONG	VARIABLE BRANCH
21 02	STOP TAPE SERIALLY LOAD THE B REGISTER WITH A0180008 COMPARE THE B PEGISTER TO A INITIATE SELF TEST MODE 2-LOAD SELF TEST RESISTER WITH 8F3F8F0PFF ENABLE HI SPEED MEMORY MODE WITH ADDRESS: 0 DATA: A022C680	CREG->MOM, ROM->W1 DR, LUAC BREG ON KMA152
	PUNCH TAPE LEACER 12 INCHES LONG	
)1 03	BRANCH TO MAJOR 11 MINOR 4 ON NO-SO BRANCH TO MAJOR 11 MINOR 5	
11 04	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
11 05	LOAD A REGISTER WITH A26 RESET MENGRY FILL MODE PUNCH TAPE LEADER 6 INCHES LONG STOP TAPE	
11 06 11 07 11 08 11 09 11 10 11 11 11 12 11 13 11 14 11 15 11 16 11 17 11 18 11 19	SP ARE	
11 20	STOP TAPE PUNCH TAPE LEADER 6 INCHES LONG SERTALLY LOAD THE B REGISTER WITH AUTAC688 COMPARE THE B REGISTER TO A INITIATE SELE TEST MODE 2-LOAD SELE TEST REGISTER WITH 8F3F0F0BFF RESET MEMORY FILL MODE PUNCH TAPE LEADER 3 INCHES LONG	CRED>ROM, ROM->WI DR, INT ALL MEM

TEST  DECISION   TEST   NO.1 LEVEL   NO.	/FAULT (	SELF-TEST PROGRAM	REMARKS
11 21	STOP TAPE, DI	SPLAY C REGISTER, NO-GO LIGHT ON	
11 22 11 23 11 24 11 25	SPARE SPARE SPARE SPARE		
11 26 11 27	ENABLE VERTICA END OF MAJOR	SL PARITY CHECK	

TESTIDECISION   TEST/FAULT _NO.1LEVEL _ LNUMBER	SELF-TEST PROGRAM	REMARKS
.2 00	DEFINE SELF TEST TAPE SET INHIBIT INCREMENT OP FLAG & ENABLE SELF TEST NOU CLOCK MODE (STC003*) ENABLE LOW LEVEL ON STC001*	AUTO MODE MEMORY VERIFY FESTS
	BRANCH TO MAJO? 12 MINUR 3	
2 01	STOP TAPE	
12 02 12 03	BRANCH TO MAJOR 12 MINOR 7 LOAD A REGISTER WITH 004 ENABLE MEMORY VERIFY ENTIRE TAPE MODE	
2 04	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
2 05 2 06	SP ARE SP ARE	
.2 07	ENABLE HI SPEED MEMORY MODE WITH ADDRESS: 0 DATA: 0 PUNCH TAPE LEADER 12 INCHES LONG RESET MEMORY FILL MODE PUNCH TAPE LEADER 12 INCHES LONG	
2 08	STOP TAPE	
2 09	ENABLE HI SPEED MEMORY MODE WITH ADDRESS: 0 DATA:  0 PUNCH TAPE LEADER 12 INCHES LONG ENABLE MEMORY VERTEY ENTIRE TAPE MODE PUNCH TAPE LEADER 3 INCHES LONG	
2 10	STOP TAPE PUNCH FAPE LEADER 12 INCHES LONG	
2 11	RESET MEMORY FILL MODE PUNCH TAPE LEADER 6 INCHES LONG	
2 12	SARE	

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
12 13	BRANCH TO MAJOR 12 MINOR 15	
12 14	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
12 15 12 16	ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

TEST DECISION [	TEST/FAULT	SELF-TEST PRUGRAM	REMARKS
ay y made alle all is gifty <sub>soon</sub> at a fine, here also him him was t <sub>here</sub> also			
	******	**************************************	*******
* *		MANUAL MALTINICYED EVETUN YEETE MAJORG V. C.V.	#I
*		MANUAL MULTIPLEXER SYSTEM YESTS, MAJORS 14 & 16 PART 1 = MAJOR 14	77 W
* ≠		PART 2 = MAJOR 16	** 22:
*		TANK E - MASON TO	···
#		PART 1 :	#
*		MUX CONTROL & ROM -> OSPE EOGICAE FAUETS - MINORS I THRU 7	de de
*		ROM -> DSPL SHORTS - MINORS 8 THRU 71	*
*			*
**	*******	· · · · · · · · · · · · · · · · · · ·	******
4 00		INITIALIZE	
		DEFINE SELF TEST TAPE	
		ENABLE LUW LEVEL ON GTCCO1≠	
4 01		TEST BREG = ZERO -> DSPL => DSPL = BLANK	
		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF7FU7FF STUP TAPE	NREG~>ROM, ROM DSPL
4 02		TEST BREG = FFFFFFFF HEX -> DSPL => DSPL = 37777777777	
		LUAD A REGISTER WITH FFFFFFFF	
		INITIATE SELF FEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF7F07FF	ROM->RIM
		STOP TAPE	BREG->ROM, ROM DSPL
		210h Lake	
4 03		TEST CREG = FFFFFFFF HEX -> DSPL => DSPL = 3777777777, NO-GO IND	
		SERIALLY LOAD THE B REGISTER WITH AFFFFFF	
		COMPARE THE B REGISTER TO 5 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		STOP TAPE, DISPLAT C REGISTER, NUMBU LIGHT UN	
4 04		YEST AREG = ZERO -> DSPL => DSPL = BLANK	
		LOAD A REGISTER WITH 00000000 INITYATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH DEBETFOREF	204 20521
		STOP TAPE	KJ1-703FC
, 0E		TEST 4000 - 7400 N 0004 D000 FEEEE/C 5000 T000 N 0004 NAME	
4 05		TUST AREG = ZERO -> DSPL, BREG = FFFFFFFFF, CREG = ZERO => DSPL = BLANK	
		LOAD A REGISTER WITH FEFFFFFF	DOM NOTH
		INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFFFFFOF7F LOAD A REGISTER WITH 00000000	KUM->RIM
		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH DEBETFOFFF	8 2 M = 2D 5 D 1
		STOP TAPE	NO 1 POSEC
4 06		TEST AREG = ZERO -> DSPL, BREG = ZERO. CREG = FFFFFFFF >> DSPL = BLANK	
		SERIALLY LOAD THE B REGISTER WITH AFFFFFF	
		SENTAGE FORD THE D VESTSTEY MILL MELLELLE	

IESTIDECISION   TEST/FAULT NO.1 LEVEL 1 NUMBER	SELF-TEST PROGRAM	REMARKS
	COMPARE THE B REGISTER TO 5 LOAD A REGISTER WITH 00000000	
	INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH DEBFFFOFTF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH DEBF7FOFFF STOP TAPE	ROM->RIM ROM->DSPL
4 07	AREC = FFFFFFFF -> DSPL, BREG = CREG = ZERO => DSPL = 37777777777 SERIALLY LOAD THE B REGISTER WITH A COMPARE THE B REGISTER TO A	
	LOAD A REGISIER WITH 00000000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F LOAD A REGISTER WITH FFFFFFFF	ROM->RIM
	INITIATE SELF LEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF7F0FFF STOP TAPE	₹0M->DSPL
******	***************************************	****
*	TECT FOR CHART THE DOME IN SCORE HAVINGS A TO	*
* *	TEST FUR SHORT IN ROM -> DSPL, MINORS 8 - 71 PROCEED PER PARAGRAPH 3-4	* *
*	HOUSED FER FARAGRAFIT 7 4	*
*******	**************************************	*************
4 08	DSPL =20000000000 SERIALLY LOAD THE B REGISTER WITH A COMPARE THE B REGISTER TO 2	
4 09	COMPARE THE B REGISTER TO DEFFFFFF	
4 10	DSPL = 10000000000 COMPARE THE B REGISTER TO E	
14 11	DSPL =2777777777 COMPARE THE 8 REGISTER TO 1FFFFFFF	
4 12	DSPL =4000000000 COMPARE THE B RESISTER TO 8	
14 13	DSPL =33777777777 COMPARE THE B REGISTER TO TEFFFFFF	
14 14	CSPL = 2000000000 COMPARE THE B REGISTER TO B	
14 15	DSPL = 3577777777	

TESTIDECISION   TEST/FAULT		REMARKS
	COMPARE THE 8 REGISTER TO 4FFFFFFF	
14 16	DSPL =1000000000 COMPARE THE B REGISTER TO AB	
14 17	DSPL =3677777777 COMPARE THE B REGISTER TO 57FFFFFF	
14 18	DSPL =400000000 COMPARE THE B PEGISTER TO A4	
14 19	DSPL = 37377777777 COMPARE THE E PEGISTER TO 58FFFFFF	
14 20	DSPL =200000000 COMPARE THE B PEGISTER TO A2	
14 21	DSPL =3757777777 COMPARE THE B PEGISTER TO 5DFFFFFF	
14 22	COMPARE THE B REGISTER TO AL	
14 23	DSPL = 3767777777 COMPARE THE B REGISTER TO SEFFFFFF	
14 24	DSPL =40000000 COMPARE THE B REGISTER TO A08	
14 25	DSPL =3773777777 COMPARE THE 8 REGISTER TO 5F7FFFFF	
14 26	DSPL =20000000 COMPARE THE B REGISTER TO A04	
14 27	OSPL =3775777777 COMPARE THE B REGISTER TO SEBFFFFF	
14 28	DSPL = 10000000 COMPARE THE B PEGISTER TO A02	

TEST DECISION   TEST/FAULT	SELF	-TEST PROGRAM	REMARKS
14 29	DSPL =37767777777 COMPARE THE B REGISTER TO SEDE		
14 30	DSPL =4000000 COMPARE THE B REGISTER TO A01		
14 31	OSPL =37773777777 COMPARE THE B REGISTER TO SEEF	FREE	
14 32	ESPL =2000000 COMPARE THE P PEGISTER TO A008		
14 33	DSPL =377757777777 COMPARE THE B REGISTER TO SEET	SERF.	
14 34	DSPL =1000000 COMPARE THE B REGISTER TO A004		
14 <b>3</b> 5	DSPL =37776777777 COMPARE THE B PEGISTER TO SEEB	54EF	
14 35	DSPL =400000 COMPARE THE B REGISTER ID A002		
76 37	USPL =37777377777 COMPARE THE B REGISTER TO SEED	FFFF	
14 30	DSPL =200000 COMPARE THE B PEGISTER TO A001		
14 39	DSPL =37777577777 COMPARE THE B RECISTER TO SEFE	FFFF	
<u>14 40</u>	DSPL =100000 CUMPARE THE B REGISTER FO ACCO	ε	
14 41	DSPL =37777677777 COMPARE THE B REGISTER TO SEER	रहरू	
(A-62	DSPL =40000		

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	COMPARE THE 8 MEGISTER TO A000%	
14 43	DSPL =3777737777 COMPARE THE B REGISTER TO SEFFBREE	
1444	DSPL =20000 COMPART THE B REGISTER TO A0002	
14 45	OSPL =37777757777 COMPARE THE B RECISTER TO SEFFDEFF	
14 46	DSPL =10000 COMPARE THE B REGISTER TO A0001	
14 47	DSPL = 37777767777 COMPARE THE 8 REGISTER TO SEFFERFF	
14 48	DSPL =4000 COMPARE THE B REGISTER TO A00008	
14 49	OSPL =37777773777 COMPARE THE B REGISTER TO SEFFE7FF	
14 50	DSPL =2000 COMPARE THE B REGISTER TO A00004	
14 51	DSPL =3777775777 COMPARE THE B REGISTER TO SEFFEBFE	
14 52	DSPL =1000 COMPARE THE B PEGISTER TO A00002	
14 53	DSPL = 37777776777 COMPARE THE B REGISTER TO SEEFEDEE	
14 54	DSPL =400 COMPARE THE R "FGISTER TO A00001	
14 55	DSPL =3777777377 COMPARE THE B REGISTER TO SEFFFEFF	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
14 56	CSPL =200 COMPARE THE B PEGISTER TO A000008	
14 57	OSPL =37777777777 COMPARE THE B REGISTER TO SEFFFE7F	
14 58	DSPL = 10C COMPARE THE B REGISTER TO A000004	
14 59	DSPL =3777777677 COMPARE THE B REGISTER TO SEFFFFBF	
14 60	COMPARE THE B REGISTER TO ACCOUNTS	·
14 61	CSPL =3777777737 COMPARE THE B °ECISTER TO SFFFFFDF	
14 62	DSPL =20 COMPARE THE B REGISTER TO A000001	
14 63	DSPL =377777775? COMPARE THE B PEGISTER TO SFFFFFEF	
14 64	DSPL =10 COMPARE THE B REGISTER TO A0000008	
14 65	DSPL =3777777767 COMPARE THE 6 REGISTER TO SFFFFFF7	
14 66	CSPL =4 COMPARE THE B PEGISTER TO ACCOOCCE	
14 67	DSPL =377777777? COMPARE THE B REGISTER TO SEFFFFFB	
14 68	DSPL =2 COMPARE THE B REGISTER TO A0000002	
14 69	DSPL =3777777775	

[1887]DECISION   TESTZEAULT	SEUF-TES	PROGRAM	DEM 40 CS
	COMPARE THE 8 PEGISTER TO SEFFEEFO		
14 70	CSPL =1 COMPARE THE B REGISTER TO A0000001		
14 71	DSPL =37777777775 COMPARE THE B RECISTLE TO SEFFFFE		
14 72	COMPARE THE B DEGISTER TO A END OF MAJOR TEST		

	N   TEST/FAULT LNUMBER	SELF-TEST PROGRAM	REMARKS
	******	**************************************	***********
	*	MANUAL ANALOG TESTS	*
	*	MAJOR 15	*
	本		*
	********	**************************************	**********
5 00		DEFINE SELF TEST TAPE	
		SET INHIBIT INCREMENT OF FLAS & ENABLE SELF TEST NOU CLOCK MODE	
		(GTCOC3*)	
- 01		ENABLE LOW LEVEL ON GTCOOL*	CAN US A TUBE TEAT IS NO
5 C1		SERIALLY LOAD THE B REGISTER WITH A408000F	SET UP 4.7VDC TEST IF NO
		LOAD ANALOG CONTROL WORD WITH ADDRO	TRANS A->B Test monitor sw & buff amp
		EGAG MINEGG GGITTNEE WORD #1111 AGOVO	SAT WITH NO CHANNELS EN
		RESET ANALOG CONTROL WORD	0.11 1111 113 0111 1120 211
5 02		LOAD A REGISTER WITH AFFFFFF	SET UP DATA TO BE CLEARED
		LOAD ANALOG CONTROL WORD WITH A4080	TEST +15VDC
		COMPARE THE R REGISTER TO A4080	TEST FOR AREG CLEARED
		BRANCH TO MAJOR 15 MINOR 37 ON NO-SO	
5 03		RESET ANALOG CONTROL WORD	
		STOP TAPE	TEST CLEAR OF ANALOG CONTR
5 04		LOAD ANALOG CONTROL WORD WITH A2080	WORD TEST 26VAC
		*************************************	
	*		*** **********************************
	*	LOW LEVEL CHANNELS TESTS	*
	*		*
	****	**************************************	**********
5 05		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00080	SET 28V ANALOG SW
		LOAD ANALOG CONTROL WORD WITH A9080	D.A.ERROR
5 06		LOAD ANALOG CONTROL WORD WITH A8880	L.S.ERROR
5 07		LOAD ANALOG CONTROL WORD WITH A8480	G.S.ERROR
5 08		LOAD ANALOG CONTROL WORD WITH A8280	DEV
5 09		LOAD ANALOG CONTROL WORD WITH A8180	AZ#C. ERROR
		**************************************	
	*	DE NOVEMBER CHANGE CONTRACTOR	*
	<b>卒</b> 水	DC VOLTAGE CHANNELS TESTS	*
		**************************************	· · · · · · · · · · · · · · · · · · ·
_			
5 10		LUAD ANALOG CONTROL WORD WITH ACCRE	+30VDC, QUV:30
5 11		LOAD ANALOG COMIRGE WORD WITH ACCCZ	+30VDC, QUY230
5 12		LOAD ANALOG CONTROL WORD WITH ADDA2	+12VDC, QUV112
5 13		LOAD ANALOG CONTROL WORD WITH ADDEZ	-06VDC+ 2UV106
5 14		LOAD ANALOG CONTROL WORD WITH A0092	+12VDC, QUV212

TESTIDECTST	ION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
15 15		LOAD ANALOG COMTROL WORD WITH A0002 LOAD ANALOG COMTROL WORD WITH A0082 LOAD ANALOG COMTROL WORD WITH A0062	-06VDC, QUV206
15 16		LINAS ANALOS CONTROL WORD WITH ACCES	+05VDC, 2UV105
5 17		LOAD ANALOG CONTROL WORD WITH AOOF2	+05VDC, 2UV205
	*********	**************************************	******
	*		*
	*	SYNCHRO CHANNELS TESTS	*
	*		**
	**********	**************************************	***********
5 18		EUAD ANALOG CONTROL WORD WITH ADORS	२ \$5000
5 19		LOAD ANALOG CONTROL WORD WITH AOOC8	RSS001
5 20		LOAD ANALOG CONTROL WORD WITH ADDA8	388002
5 21		LOAD ANALOG CONTROL WORD WITH ACCES	388003
5 22		LOAD ANALOG COMTROL WORD WITH A0098	RSS008
15 23		LOAD ANALOG CONTROL WORD WITH AOODS	R \$\$009
5 24		LOAD ANALOG CONTROL WORD WITH AOOB8	P\$\$010
5 25		LOAD ANALOG COMTROL WORD WITH AOOF8	RSS011
5 26		LOAD ANALOG CONTROL WORD WITH A0084	RS\$006
.5 27		LOAD ANALOG CONTROL WORD WITH AODC4	२ \$ \$ \$ \$ 0 7
5 28		LOAD ANALOG CONTROL WORD WITH AOOA4	RSS012
5 29		LOAD ANALOG CONTROL WORD WITH AOOE4	R\$\$013
5 30		LOAD ANALOG CONTROL WORD WITH A0094	२ \$\$004
5 31		LOAD ANALOG COMTROL WORD WITH AOOD4	RSS005
.5 32		LOAD ANALOG CONTROL WORD WITH AOOB4	RSS014
15 33		LOAD ANALOG CONTROL WORD WITH ADDF4	२ \$\$01 5
		**************************************	
	*		*
	*	TESTS OF INACTIVE CONTROL WORD	*
	* *******	************	* ****************
15 24		LOAD ANALO: CONTROL HORD SETTH ALOOG	MONT TOD OU NOT THE
15 34 15 35		LOAD ANALOG CONTROL WORD WITH A4000 LOAD ANALOG CONTROL WORD WITH A8080	MONITOR SW NOT EN NO CHANNELS ENABLED TO PREAMP
15 36		LOAD ANALOG COMTROL WORD WITH A0880	PREAMP NOT ENABLED TO BUFF
5 37		BRANCH TO MAJOR 15 MINOR 38 LOAD DISCRETE (NPUT WORD (EIP/EOP CODE) WITH A00000	
		RESET ANALOG CONTROL WORD	
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
.5 38		RESET ANALOG CONTROL WORD	
		LOAD DISCRETE INPUT WORD (EIP/EDP CODE) WITH A00000	
		ENABLE VERTICAL PARITY CHECK	
		END OF MAJOR TEST	

TEST DECISIO	N   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		**************************************	******
	* * *	MANUAL MULTIPLEXER TESTS- PART 2, PART 1 = MAJOR 14 PROCEED PER PARAGRAPH 3-4	* * *
	* * *	TEST FOR SHORTS INMX->RIM->BREG	* * *
	****	**************************************	*******
16 00		INITIALIZE  DEFINE SELF TEST TAPE  EMABLE LOW LEVEL ON GTCOOI*	
16 01		DSPL =2000000000 SERIALLY LOAD THE B REGISTER WITH A	
		COMPARE THE B REGISTER TO 2 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FOBBF	CRES->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
- 1€ 02		DSPL = 177777777 COMPARE THE 8 PEGISTER TO EFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0F8F	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 03		COMPARE THE B REGISTER TO THE A REGISTER WITH OFB77F0BBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 04		OSPL =2777777777 COMPARE THE 8 *FGISTER TO FFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH DFB77FOBBF	CREG->ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 05		DSPL =4000000000 LOAD A REGISTER WITH 9 CUMPARE THE P PEGISTER TO THE A REGISTER INITIATE SELF LIST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FOBBF	CREG~><)M, ROM->)SPL, DSPL->INMX, MSHD DSPL -> RIM

TEST DECISION   TEST/FAULT   NO.1 LEVEL   NUMBER	SELF-TEST PROGRAM	R EMARKS
16 06	DSPL =33777777777 COMPARE THE B REGISTER TO EFFEFFFF INITIATE SELF TEST MUDE 1-LOAD SELF TEST REGISTER WITH OFB77FORBF	CREG->ROM, ROM->DSPL, DSPL->TWMX, MSHD DSPL -> RIM
16 07	DSPL =2000000000 LGAD A REGISTER WITH C COMPARE THE R REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0PBF	CREG->ROM, ROM->DSPL, OSPL->INMX, MSHO OSPL -> RIM
16 08	OSPL =3577777777 COMPARE THE 8 REGISTER TO EFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FORDF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 09	PSPL =1000000000 LOAD A RESISTER WITH E7 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FOBBF	CREG->ROM, ROM->DSPL, OSPL->INMX, MSHD DSPL -> RIM
16 10	CSPL =36777777777 COMPARE THE B PEGISTER TO EFFEFFEF INITIATE SELF YEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F088F	CREG->RIM  CREG->RIM  CREG->RIM  CREG->RIM
16 11	DSPL =400000000 LOAD A REGISTER WITH F3 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F088F	CREG->ROM, ROM->OSPE, OSPE->IMMX, MSHD OSPE -> MIR
16 12	DSPL =3737777777 LOAD A REGISTER WITH FFFFFFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FORBF	CREG->ROM, ROM->>SPL, OSPL->INMX, MSHD OSPL -> RIM

ITESTIDECISION   TEST/FAULT	SELF-YESY PROGRAM	REMARKS !
15 13	USPL = 200000000 LDAD A REGISTER WITH F9 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F088F	CREG~>ROM->DSPL, DSPL->INMX, MSHD OSPL -> RIM
16 14	DSPL =37577777777 LOAD A REGISTER WITH EFFEFFF COMPARE THE 8 REGISTER TO THE A REGISTER INITIATE SELF (EST MODE 1-LOAD SELF TEST REGISTER WITH DEB77FOBBF	CREG->ROM->DSPL, CSPL->INMX, MSHD DSPL -> RIM
16 15	DSPL =100000000 LOAD A REGISTES WITH FC COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MEDE 1-LOAD SELF TEST REGISTER WITH OFB77FOB3F	CRES->ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 16	OSPL =37677777777 LOAD A REGISTED WITH FFFFFFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB775083F	ORES-PROM, ROM-PDSPL, DSPL-PINMX, MSHD DSPL -P RIM
16 17	DSPL =40000000 LOAD A REGISTER WITH FE! COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F08BF	CREG->ROM+ ROM->DSPL, DSPL->INMX+ MSHD DSPL -> RIM
16 18	DSPL =377377777?  LOAD A REGISTER WITH EFFFFFF  COMPARE THE B REGISTER TO THE A REGISTER  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH DEB77FOBBF	CRES->ROM; ROM->DSPL; DSPL->INMX, MSHD DSPL -> RIM
16 19	DSPL =20000000 LOAD A REGISTER WITH FE3 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF THST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F08BF	SRESHOR, ROMHODSPL, OSPEHOINMX, MSHD OSPL HO RIM

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	1 <b>REMARKS</b>
16 20	DSPL =37/5777/77/ LOAD A REGISTER WITH FEFFFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELE TEST MODE 1-LOAD SELE TEST REGISTER WITH OFB77F098F	SRES-SROM, ROM-SDSPL, DSPL-STNMX, MSHD DSPL -S RIM
16 21	DSPL =10000000 LOAD A REGISTER WITH FF9 COMPARE THE B PEGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0RBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 22	DSPL =37767777777 LOAD A REGISTER WITH FFFFFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELL TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F083F	CREG->ROM, ROM->DSPL, DSPL->[NMX, MSHD DSPL -> RIM
16 23	DSPL =4000000 LOAD A REGISTER WITH FFC COMPARE THE PREGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF877F088F	CRES->ROM, RGM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 24	DSPL =37773777777  LOAD A REGISTER WITH FFFFFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F088F	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 25	OSPL =2000000 LOAD A REGISTE® WITH FFE7 COMPARE THE B REGISTER 10 THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F088F	CREG->ROM+ ROM->DSPL+ DSPL->INMX+ MS+D DSPL -> RIM
16 26	ESPL =37775777777 LOAD A REGISTED WITH EFFFFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFE77FORBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL ->

TEST  CECISION   TEST/FAULT   NG.   LEVEL   NUMBER	SELF-TEST PROGRAM	REMARKS
	= <del></del>	SIM
16 27	CSPL =1000000 LOAD A REGISTE? WITH FFF3 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F08BF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 28	DSPL =37776777777  LOAD A REGISTER WITH EFFFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F08BF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 29	DSPL =400000 LOAD A REGISTER WITH FFF9 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FORBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> R!M
16 3C	ESPL =37777377777 LOAD A REGISTER WITH FERSE COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF877FOBBE	CREG->ROM+ ROM->DSPL+ DSPL->INMX+ MSHD DSPL -> RIM
16 31	DSPL =200000 LOAD A REGISTER WITH FORC COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FORDF	CREG->ROM: ROM->DSPL, OSPL->INKX, MSHD DSPL -> RIM
16 32	DSPL =37777577777 LUAD A REGISTER WITH FFFFF COMPARE THE B PEGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FORBF	CREG->ROM+ ROM->DSPL+ OSPL->INMX, MSHD DSPL -> RIM
16 33	TSPL =100000 LOAD A REGISTER WITH EFFET COMPARE THE B REGISTER TO THE A REGISTER	

(TEST/DECISION   TEST/FAULT   NO.1 LEVEL 1 NUMBER		REMARKS
	INTICATE SELF TEST MODE 1-LOAD SELF TEST RESISTER WITH OF677FORBE	CREC->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 34	DSPL =37777677777 LOAD A REGISTER WITH FFFSF COMPART THE 6 RECISTER TO THE A RECISTER IMITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH CFB77F08BF	CREG->ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 35	DSPL =40000 LUAD A REGISTER WITH FIFF3 COMPARE THE B PECISTOR TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F088F	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 36	DSPL =3777737777 LOAD A REGISTER WITH EFFE COMPARE THE B REGISTER TO THE A REGISTER INITEATE SELF TEST RODE 1-LOAD SELF TEST REGISTER WITH OF377FC8BF	CREG->ROM, ROM->PSPL, DSPL->INMX, MSHD DSP: -> RIM
16 37	TSPL = 20000 LOAD A REGISTER WITH FERF9 COMPARC THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FORBE	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHO DSPL -> RTH
16 38	DSPL =37777757777 LOAD A REGISTER WITH FFFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CRES->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIH
16 39	DSPL =10000 LOAD A REGISTER WITH FERFO COMPARE THE B REGISTER TO THE A RUGISTER INITIATE SELF TEST MODE I-LOAD SELF TEST REGISTER WITH OFB77F083F	CREC->ROM, ROM->DSPL, DSPL->INMX, MSAD DSPL -> RIM
16 40	(SPL =37777767777	

TEST DECISION   TEST/FAULT   NO.1 LEVEL L NUMBER		I REMARKS I
	LOAD A REGISTER WITH FFFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FOBBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 41	DSPL =4000 LOAD A REGISTER WITH FFFFE7 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 42	OSPL =3777773777  LOAD A REGISTER WITH FFFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 43	DSPL = 2000 LOAD A REGISTER WITH FFFFF3 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 44	CSPL =3777775777  LOAD A REGISTER WITH FFF  COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF "EST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 45	OSPL =1000 LOAD A REGISTER WITH FFFFF9 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CREG->RDM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 46	DSPL =3777776777 LOAD A REGISTER WITH FEF COMPARE THE E REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F088F	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM

ITESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
16 47	DSPL =400 LOAD A REGISTER WITH FFEFFC COMPARE THE B PEGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	
16 48	DSPL = 3777777377 LOAD A REGISTER WITH FFF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FOBBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 49	DSPL =200 LOAD A REGISTER WITH FFFFFE7 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF 1EST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CREG->ROM, ROM->DSPL, OSPL->INMX, MSHD DSPL -> RIM
16 50	DSPL =3777777677 LOAD A REGISTER WITH FEF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FORBF	CREG->ROM, ROM->DSPL, DSPL->TAMA, MSHD DSPL -> RIM
16 51	DSPL =100 LOAD A REGISTER WITH FFFFFF3 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF677F086F	CREG->ROM- ROM->DSPL, DSPL->MSHD DSPL -> RIM
16 52	DSPL =3777777677 LOAD A REGISTER WITH FF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F08BF	CREG->ROM, ROM->>SPL, DSPL->INMX, MSHD DSPL -> RIM
16 53	OSPI = 40 LOAD A REGISTER WITH FFFFFF9 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0FBF	CREC-D3PV. RGM->DSPL, -> J4RD DHRMxMMI<-D3PD

TEST  DECISION   TEST/FAULT   NO.1 LEVEL   NUMBER	SELF-TEST PROGRAM	1 REMARKS
		RIM
16 54	DSPL = 377777773?  LOAD A REGISTER WITH FF  COMPARE THE B REGISTER TO THE A REGISTER  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CREG-> <pre>CREG-&gt;<pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre><pre>CREG-&gt;</pre></pre> <pre>CREG-&gt;</pre>
16 55	DSPL = 2G LOAD A REGISTER WITH FFFFFFC COMPARE THE B PEGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH DFB77F0BBF	CREG->ROM- ROM->DSPL, DSPL->INMX, MSHD PSPL -> REM
16 56	DSPL =3777777757 LOAD A REGISTER WITH FF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CREG->ROM, ROM->DSPL, DSPL->INMX, MSHD rsPL -> RIM
16 57	DSPL = 10 LOAD A REGISTER WITH FFFFFFE7 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CREG->ROM, ROM->DSPL, OSPL->INMX, MSHD DSPL ->
16 58	DSPL #3777777767 LOAD A REGISTER WITH FF COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	RIM  CRES->ROM, ROM->DSPL,  DSPL->INMX, MSHD DSPL -> RIM
16 59	DSPL =4 LOAD A REGISTER WITH FFFFFFF3 COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F088F	CREG->ROM, ROM->DSPL, DSPL->(NMX, MSH) DSPL -> RIM
16 60	DSPL =3777777773 LOAD A REGISTER WITH F COMPARE THE B REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF877F088F	CRES->ROM, ROM->DSPL, DSPL->KNMX, MSHJ DSPL ->

TEST  DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		RIM
16 61	DSPL =2 LOAD A REGISTER WITH FFFFFFF9 COMPARE THE B PEGISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER SETTH OFB77F088F	CRES->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 62	DSPL =3777777775 LOAD A REGISTER WITH F COMPARE THE B PRSISTER TO THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF877F088F	CRES->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 63	OSPL =1 LOAD 4 REGISTED WITH EFFEFFEC COMPARE THE B REGISTER IN THE A REGISTER INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0BBF	CRES->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 64	OSPL =3777777776  LOAD A REGISTER WITH F  COMPARE THE B REGISTER TO THE A REGISTER  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0PBF	CRES->ROM, ROM->DSPL, DSPL->INMX, MSHD DSPL -> RIM
16 65	END OF MAJOR TEST	

	V   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
_NC.1LCYEL	NUMBER	.l	
		""李宇宇守宇宇宙最近你家家原在京东东京的政府中央中华中华中华中国的政府,但是他们的政府,但是他们的政府,他们的政府,他们的政府,他们的政府,他们的政府,他们的政府,	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	*		And the same on the same and the same of t
	*	CIU POSFIX PULSE TESTS. GTCOG1* -> QUUO01* => POSFIX PULSE	*
	*	0.0 ( 0.1 t. ( 0.20 t. )	ф.
	*	MAJOR 17	*
	*		*
	*	1. CLK MUN TAPE ST∜P TESTS	*
	<b>*</b>	2. POSFIX ERROR STOP TESTS	*
	*	3. POSFIX PULSE WIDTH TESTS	*
	*	4. CONDITIONAL CLK RUN TESTS	*
	*	THIS MAJOR NU BER ALSO USED FOR TEST/FAULT LOC AFTER MAJOR 99	*
	*	•	*
	*****	**************************************	*************************************
17 00		DEFINE SELF TEST TAPE	
		SET INHIBIT INCREMENT OP FLAG & ENABLE SELF TEST NOU CLOCK MODE	
		(GTC003*)	
		ENABLE LOW LEVEL ON GTCOO1*	
	*****	**************************************	******************************
	*		*
	*	CLK RUN TAPE STOP TESTS	*
	*		*
	****	**************************************	****************
17 01		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBEFEOFFF	CLK RUN TAPE STOP
		EN∆BLE CONTROLLED TYMING PULSE INTERVAL 10 ON GTCOC1*	
		BRANCH TO MAJOP 17 MINOR 3	
		)	
17 02 2	F30.I	AUTO SECTION FAUL: LOC - FAULT IN 3SB OF MARC	
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INCICATORS I DISPLAY I REPLACE ASSEMBLIES	 1
		NO_GO	1
17 03		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH DEBFFEOFFF	CLK RUN TAPE STOP
		ENABLE CONTROLLED TIMING PULSE INTERVAL 10 CONDITIONALLY ON GTC001*	

	I TEST/FAULT		REMARKS
I_NU.L_LEVEL	NDWEEK	L	
	*********	******************	****
	*		*
	*	POSFIX ERROR STOP TESTS	*
	<b>*</b>		*
	*****	**************************************	· ***********
17 04		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFEOF7F	CLK RUN TAPE STOP, POSFIX PULSE CHECK
		ENABLE CONTROLLED TIMING PULSE INTERVAL 2 CONDITIONALLY ON GTCOD1*	FOR SE GITLON
17 05		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFEOF7F	CLK RUN TAPE STOP, POSFIX
		ENABLE CONTROLLED FIMING PULSE INTERVAL 999 CONDITIONALLY ON GTCOO1*	PULSE CHECK
17 06		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFEOFYF	SEK RUN TAPE STOP, POSEIX
		ENABLE CONTROLLED TIMING PULSE INTERVAL 10 ON STC001*	PULSE CHECK PULSE WIDTH ALMOST SHORT ENDUGH
	********** *	**************************************	* * * * * * * * * * * * * * * * * * *
	*		*
	********	**************************************	*******
17 07		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFEOF7F	CLK RUN TAPE STOP, POSETX PULSE CHECK
		ENABLE CONTROLLED TIMING PULSE INTERVAL 3 CONDITIONALLY ON GTCOOL*	PULSE WINTH ALMOST LONG ENOUGH
17 08		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFE0F7F	CLK RUN TAPE STOP, POSEIX PULSE CHECK
		ENABLE CONTROLLED TIMING PULSE INTERVAL 4 CONDITIONALLY ON GTCOOL*	PULSE WIDTH ALMOST TOO SHOR
17 09		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFE0F7F	CLK RUN TAPE STOP, POSFIX
		ENABLE CONTROLLED TIMING PULSE INTERVAL 9 ON GTCOO1*	PULSE CHECK PULSE WIDTH ALMOST TOO LONG

TESTICECISION		SELF-TEST PROGRAM	REMARKS
	****	************	
	* * *	CONDITIONAL CLK RUN TESTS	* *
17 10		SERIALLY LOAD THE B REGISTER WITH AOS INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 4FBFFE077F	RDM->CM*DR, CLK RUN TAPE STOP, BREG->ROM,POSFIX PLS CH
		ENABLE CONTROLLED TIMING PULSE INTERVAL 16 CONDITIONALLY ON GTCOO1*	הח
17 11		SERIALLY LOAD THE B REGISTER WITH A03 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 4FBFFE077F	ROM->CM*DR, CLK RUN TAPE STJP, BREG->ROM,P7SFIX PLS
		ENABLE CONTROLLED TIMING PULSE INTERVAL 12 CONDITIONALLY ON GTCOOL*	СН
17 12 17 13		ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

TESTIDECISION	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	I REMARKS
		********************	****
	************* * *	EIP/EOP MANUAL TESTS (FAULT [SOLATION) MAJOR 18	*
	* 2. (EOP) * 3. (EOP)	PJB>B, STOP, CISPLAY B - NO GO PJB>B, DISPLAY B - STOP PJB>B, STOP, ENABLE ANALOG CONTROL WORD, 4.7VDC BLANK ANALOG CONTROL WORD	* * * *
	**********	***************************************	********
18 00		DEFINE SELF TEST TAPE SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NOU CLOCK MODE (GTC003*) ENABLE LOW LEVEL ON GTC001*	
18 01		SERIALLY LOAD THE B REGISTER WITH A029CBBB INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8F8FFF0FFF LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A38200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3800	ROM->W1 DR EA =354 OCTAL EOP PJB->B, STOP, DSPL B, NO-GO
16 02		SERIALLY LOAD THE B REGISTER WITH A7063447 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8FBFFF0FFF LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A38600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A38400	ROM->W1 DR EA =355 OCTAL EOP PJB->8, STOP, DSPL R
18 03			
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00200 SERIALLY LOAD THE B REGISTER WITH A3E8  INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8F8FFF07FF LOAD DISCRETE INPUT WORD (EIP/EDP CODE) WITH ABF7FFFF	I/O REQ INACTIVE SET UP EA=372 OCTAL TO BE LOADED BREG->DIHR ON LGS! ROM->WO1 DR, BREG->ROM EOP PJB->B, STOP, EN ANALD' CONTROL WO- DATA TRANS=
			AREG->ROM->WD1* DR->PJP REC->BREG->AMALJG CONTROL WORD =4080 = 15VO TEST
18 04		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3ECOO LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3ECOO STOP TAPE	EA=373 OCTAL EGP BLANK ANALOG CONTROL WORD

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
18 05 18 06	ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

TESTIDECTSTO	N   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	********	*********************************	***********
	* .	ISULATE FAULT IN TST2	*
	*	MINORS 3 - 37 TESTS (00) T3.6. NN	*
	*	MINORS SO - 73 EXTENSION OF INITIAL CONFIDENCE TESTS	*
	********	***************************************	*********
19 00 2	F30.2 F72.1	FAULT IN 3SB OF MABC, OR BBC536* INPUT TO MBC061 S@1	
		I INDICATORS   DISPLAY   SEPLACE ASSEMBLIES	
		PUNCH TAPE LEACER 12 INCHES LONG	
		INITIALIZE  DEFINE SELF TEST TAPE  ENABLE LOW LEVFL ON GTCOOL*	
		BRANCH TO MAJOR 19 MINOR 50	
19 01		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
19 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
19 03 4	(00)T3.6.N	TEST FOR RESET OF TST2(SIM NO-GO) ON CMA121 OR KTL501 WITH NO EN OF CMA121 OR KTL501	
19 04		SERIALLY LOAD THE B REGISTER WITH AAAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF014FFF	RESET SIM NO-GO ON CMAIST TH
		BRANCH TO MAJOR 19 MINOR 22 ON NO-GO	- KTL501 NO-30 = PASS
19 05 5	T3 .6 . NNG	TEST RESET OF TST2(SIM NO-GD) WITH NO MEM LD BREG CONTROL EN	
		SET THE I/O COMPLETE FLAG (GTCO10*)	RESET TST2
		RESET THE I/O COMPLETE FLAG (GTCO10*) INITIATE SELF TEST MODE 2-LOAD SELF TEST RESISTER WITH DF3F014FFF BRANCH TO MAJOF 19 MINOR 6 ON NO-GO. BRANCH TO MAJOR 19 MINOR 7	SIM ND-GD, INH ALL MEM EN ND-GO # PASS
19 06 6	T3.6.NNGN	FAULT IN CMA121 OR KTL501, ACTIVE => RESET TST2	
	72.70.7	ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON-	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	R EMARK S
	, IINDICATORS   DISPLAY   L REPLACE ASSEMBLIES   IND.GO	
19 07 6 T3.6.NNGG 19 08	TEST FOR LOAD OF BREG WITH NO MEM LO BREG EN SERIALLY LOAD THE B REGISTER WITH AAAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF3F014FFF COMPARE THE E REGISTER TO THE A REGISTER BRANCH TO MAJOR 19 MINOR 9 ON NO-GO BRANCH TO MAJOR 19 MINOR 13	SIM NO-GO, INH ALL MEM EN
19 09 7 F3.6.NNGGN	FAULT IN RESET OF TST2 & SELF TEST LOAD OF BREG ACTIVE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  (GTC003*) ENABLE VERTICAL PARITY CHECK ENABLE THE A REGISTER TO THE QJD LINES  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     TEST SET FAULT   10000 1 ALAZAZ 1	WILL CAUSE TEST SET FAULT UNLESS ARQO52* IS ACTIVE AYR732* ACTIVE
19 10 19 11 19 12	SPARE SPARE SPARE SPARE	ARQO52* ACTIVE
19 13 7 F3.6.NNGGG	NOT A NORMAL FAULT LOC - WITH INH ALL MEM EN, RESET TST2 BUT NO LD BREG - WITH ALL MEM EN, LD BREG ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
19 14 19 15 19 16 19 17 19 18 19 19	SPARE	

ITESTIDECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS (
19 21 19 22 5 19 23	T3.6.NNN	TEST FOR RESET OF TST2(SIM NO-GO) ON KMA121 OR ATL421* ACTIVE SET THE 1/O COMPLETE FLAG (GTCO10*) RESET THE 1/O COMPLETE FLAG (GTCO10*) INITIATE SELF TEST MODE 2*LOAD SELF TEST REGISTER WITH OF3F8F4FFF BRANCH TO MAJOR 19 MINOR 28 ON NO-GO	RESET TST2 ON KMA121
19 24 6	F3 .6 . NNNG	ATL421* OR KMA121 ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK   1 A1 A2 A(11, 19, 21)     INDICATORS   INDICATOR	
19 25 19 26 19 27		SP AR E SP AR E SP AR E	
19 28 6 19 29	T3.6.NNNN	TEST FOR RESET OF TST2(SIM NO-GO) ON KMAO51 SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF3F4F4FFF BRANCH TO MAJOR 19 MINOR 34 ON NO-GO	RESET TST2  RESET TST2 ON KMA051  NO-GO = PASS
19 30 7	F3.6.NNNNG	KMAO51 ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   1 BLANK   LALABALL, 2, 201	
19 31 19 32 19 33		SPARE SPARE SPARE	
19 34 7 19 35	T3.6.NNNNN	TEST FOR RESET OF TST2(SIM NO-GO) ON KMAO61 SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF3F2F4FFF BRANCH TO MAJOR 19 MINOR 37 ON NO-GO	PESET TST2  RESET TST2 ON KMAO61  NO-GO = PASS
19 36 8	F3.6.NNNNN >G	KMAO61 ACTIVE EVABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, VO-GD LIGHT ON	

TESTIDECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
19.37 8	F3.6.NNNNN >N	NOT A NURMAL FAULT LOC - SIM NO-GO RESET AT MAJ O MIN 1, BUT NOT IN MAJ 19ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
19 38 19 39 19 40 19 41 19 42 19 43		SPARE	
19 45 19 46 19 47 19 48 19 49		SPARE SPARE SPARE SPARE SPARE SPARE	
19 50 19 51		TEST FOR PREMATURE RESET OF TST1 SERIALLY LOAD THE B REGISTER WITH A LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B PEGISTER TO THE A REGISTER BRANCH TO MAJOR 19 MINOR 52 ON NO-GO BRANCH TO MAJOP 19 MINOR 58	ROM -> RIM
19 52 19 53		TEST I/O CMPLT -> MTW1, GTCO10* -> QUTO09  READ & COMPARE MISCELLANEOUS WORD 1 WITH ADO8  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS  BRANCH TO MAJOR 19 MINOR 54 ON NO-GO	
		FAULT IN AYR714* OR AYCOO3*  ENABLE VERTICAL PARITY CHECK  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NOU CLOCK MODE  (GTC003*)  PUNCH TAPE CODES - /B /4 #F #F #F &C  RESET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST CIU CLOCK MODE  (GTC003*)  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	RCNU .FFF

TESTIDECISION   TEST/FAUL	T   SELF-TEST PROGRAM	REMARKS
	INGICATORS	GYR707 S@1   GPE123* S@0
19 54	FAULT = I/O CMPLT ACTIVE  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS   DISPLAY   BEPLACE ASSEMBLIES   100 GO   200000   2 A L A 2 A (2 . 1 2 . 1 7 . 1 B)	     CEC499* SãO
19 55 19 56 19 57	SPARE SPARE SPARE	
19 58 19 59	TEST FOR NO *MODE 2 CLK EN** LOAD A REGISTER WITH 060 INITIATE SELF TEST MCDE 2-RETAIN PREVIOUS BIT PATTERN IN SELF TEST REBRANCH TO MAJOR 19 MINOR 65	S.
19 60	AYR712 SƏ1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS L DISPLAY L BEPLACE ASSEMBLIES IND GO L BLANK 12A1A3A(15.16)	
19 61 19 62 19 63 19 64	SPARE SPARE SPARE SPARE	
19 65 19 66	TEST FOR NO TST2 SET THE I/O COMPLETE FLAG (GTCD10*) RESET THE I/O COMPLETE FLAG (GTCD10*) LOAD A REGISTER WITH 073	RESET TST2 SET UP ADDR = 73 TO BRANCH TO IF TST2 LOADS STREG
	INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 069FFF0FFF BRANCH TO ADDRESS LOCATION IN A REGISTER	THREE MSHD = BRANCH ADDR = 69 WILL BR TG 73 IF STREG LD, 69 IF NO TST2
19 67	SP AR E	

TESTIDECISION   TEST/		REMARKS
19 68	SPARE	
19 69	FAULT IN TST2 IBT OR FF ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK   ZALAZAOZ	KYR702* Sal
	112A1A3A15	
19 70	SP ARE	
19 71	SPARE	
19 72	SPARE	
19 73	FAULT IN AYR752 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
	I _ INDICATORS _ I DISPLAY _ I REPLACE ASSEMBLIES _ IND GO L _ BLANK _ I ZA1A3A(15.16)	
19 74	SPARE	
19 75	SPARE	
19 76	SPARE	
19 77 19 78	SPARE SPARE	
19 79	SPARE	
19 80	SPARE	
19 81	SPARE	
19 82	SPARE	
19 83	SPARE	
19 84	SPARE SPARE	
19 85 19 86	SPARE	
19 87	SP ARE	
19 88	SPARE	
19 89	SPARE	
19 90	SPARE	
19 91	SPARE	
19 92	SP AR E	
19 93	SPARE	
19 94 19 95	SPARE Spare	
19 96	SP AR E	
19 97	SPARE	
·	₩ ''''	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I_MO_I_LEVEL_I_MUMBER_	ENABLE VERTICAL PARITY CHECK	
19 99	END OF MAJOR TEST	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
20 00 20 01 20 02 20 03	BRANCH TO MAJOR 20 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TEST   DECISION <u>No.1 Leyel .</u>	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
*	******	**************	*********
*		INTERNAL MULTIPLEXER TESTS- MAJORS 21 AND 22	*
*		TEST OF CMAB, AANC, LDAB FUNCTIONS- MINORS 3 THRU 44 OF MAJ 21	*
*	******	**************************************	*
1 00		INITIALIZE DEFINE SELF TEST TAPE ENABLE LOW LEVEL ON GTCOOL*	
		BRANCH TO MAJOR 21 MINOR 2	
1 01		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
*	******	***************************************	***********
*		TEST OF CMAB, LDAB, AANC	*
*	******	***************************************	******
1 02 I	T35	TEST CMAB WITH AREG NOT= BREG => NO-GO	
1 03		PREVIOUS TEST = (37)T31 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FF7	PJB -> RIM, => B REG =
		COMPARE THE B REGISTER TO ADFOODD1	AFFFFFF CREG = 020FFFFE IF NO FAUL
2	F35.1	FAULT LOC WITHIN TEST T35 - FAULT IN CMAB LOGIC	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES     IEST SET FAULT   6000012A1A1413.141     IEST SET FAULT   600012A1A142.5.6.10.14.151     IEST SET FAULT   400012A1A144.10.11.12.14.15     IEST SET FAULT   20001PROCEED PER PARAGRAPH 3-12D	
1	T35(CONT)	BRANCH TO MAJOR 21 MINOR 8 ON NO-GO	
2	T35.2	TEST RCPJ, AREG NOT= PREG => NO-GD READ & COMPARE PJB LINES WITH A0000000	CRES = OFFFFFFF IF NO FALL
3	F35.2.1	FAULT LOC WITHIN TEST T35.2 - FAULT IN CLK TO AREG & BREG DURING COMPARE	

TESTIDECISION	I TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
		I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES IIESI_SEI_EAULI_I600012A1A1A04	}
2	T35.2 (CONT)	BRANCH TO MAJOR 21 MINOR 5 ON NO-GO	
21 04 3	F35.2.2	FAULT IN CMAB => NO GO COMPARE THE B REGISTER TO 00000000 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	AREG SAT IF AARO45* NOT SQ1
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   TEST SET FAULT   4000   22   12   12   12   12   12   12	NO BRANCH ON VO-GO FLAG, KATO41* S@1 CARO35 S@O
21 05 3	F35.2.3	FAULT AT CMAB 18T, LATCH, OR INPUT TO !ARO26* STOP TAPE, DISPLAY C REGISTER, NO-GD LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
		INO GO   177777777   ZAIAIA(1, 2)	
21 06 21 07		SP AR E	
21 08 I 21 09	T36	TEST LOAB SERIALLY LOAD THE B REGISTER WITH OAAAAAAA	
2	F36.1	FAULT LOC WITHIN TEST 136 - FAULT IN RESET OF NO-GO FLAG	
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	   [AT144* OR [AT044* Sal
1	T36(CONT)	COMPARE THE B REGISTER TO AAAAAAAA BRANCH TO MAJOP 21 MINOR 11 ON NO-GO BRANCH TO MAJOR 21 MINOR 17	
21 10		SPARE	

TESTID		I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
21 11 21 12	2	T36.N	CHECK FOR NO MA->B SHIFT CONTROL <sup>®</sup> SERIALLY LOAD THE B REGISTER WITH AAAAAAAA COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJO <sup>®</sup> 21 MINOR 14 ON NO-GO	
	3	T36.NG	ISOLATE BETWEEN "A->B SHIFT CONTROL" & "TRANS A->P *" LOAD A REGISTER WITH O INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F SERIALLY LOAD THE B REGISTER FROM THE A REGISTER COMPARE THE E REGISTER TO AAFFFFFF BRANCH TO MAJO® 21 MINOR 16 ON NO-GO	ROM -> RIM
	4	F36.NGG	FAULT IN "TRANS A->B" STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
	-		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   IZALALA(3,4)	ARK021* Sal OR INPUT TO CRK035 Sal
1 13			SPARE	
1 14	3	F36.NN	FAULT IN "A->E CMPLT", INPUT TO CRKO34, SERIAL INPUT TO BREG, OR MSHO OR RIM STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	ARK121* OR AAB313* INACTIVE CA5013 AAB014 IAB015
			NO GO	IABO16 CRKO34 INACTIVE OR IRB131 INACTIVE AYR648 S@1
1 15			SPARE	
1 16	4	F36.NGN	FAULT IN A->B SHIFT CONTROL STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTID		TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
			I INDICATORS I DISPLAY I REPLACE ASSEMBLIES I	BARO32 INACTIVE
21 17 21 18	1	T3 7	TEST FOR NO INH OF B REG END AROUND SERIALLY LOAD THE B REGISTER WITH A555555 COMPARE THE P REGISTER TO A5555555 BRANCH TO MAJOR 21 MINOR 19 ON NO-GO BRANCH TO MAJOR 21 MINOR 20	
21 19	2	F37.N	NO INH OF & REC END AROUND SHIFT STOP TAPF, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS I DISPLAY   REPLACE ASSEMBLIES   NO. GO   17777777772 A1A1A20	IRB133* S@1
21 20 21 21	1	38	TEST AANC RESET OF TST2 (SIM NO-GO) INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF LOGICALLY 'AND' C REGISTER AND 00000000 - RESULT IN B & C REGISTER	SIM ND-GD
	2	F3 8•1	FAULT LOG WITHIN TEST T38 (NOT A PROGRAMMED STOP)- ERROR IN AANC FUNC    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST SET FAULT   6000012A1A1A14	)  -
	1	T38(CONT)	BRANCH TO MAJOR 21 MINOR 23 ON NO-SD	
	2	F38.2	FAULT LOC WITHIN TEST T38 (NOT A PROGRAMMED STOP)- AANC NOT RESET	
			INCICATORS I DISPLAY I REPLACE ASSEMBLIES	   INPUT TO AARO23* OPEN
	1	T38(CONT)	BRANCH TO MAJOR 21 MINOR 26	
21 22			SP AR E	
21 23	2	F38.3	FAULT IN AANC IBT, LATCH, OR INPUT TO AARO16 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE 8 REGISTER TO THE A REGISTER INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF07FF STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECI	SION   TEST/FAULT VEL 1 NUMBER	SELF-TEST PROGRAM	REMARKS
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   2A1A1A02   L2A1A2A02   L2A1A	AANC IBT OR LATCH INPUT TO AAROLG Sal
21 24		SP AR E	
21 25 21 26 1 21 27	T39	TEST AANC DATA RESULT (A REG).(C REG)->C REG ALSO ->B REG + A0000000 SERIALLY LOAD THE B REGISTER WITH A5555555 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO F0000FFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO THE A REGISTER	ROM -> RIM, WILL CHANGE HEY A IN MSD IF CCBT LOADS MSD RESULT IN C REG = 5555AAAA ROM -> RIM, WILL CHANGE HEY A IN MSD IF CCBT LOADS MSG RESULT IN C REG = 5555AAAA
2	T39 <b>.</b> 1	FAULT LOCATION WITHIN TEST T39 (NOT A PROGRAMMED STOP) - CAN NOT SHIFT END AROUND    INDICATORS   DISPLAY   BEPLACE ASSEMBLIES     ITEST SET FAULT   4000124141412     ITEST SET FAULT   20001PROCEED PER PARAGRAPH 3-12D     ITEST SET FAULT   60000124141414	FAULT IN B REG END AROUNC (R
1	T39(CONT)	LOGICALLY 'AND' C REGISTER AND 5AAA555D - RESULT IN B & C REGISTER BRANCH TO MAJOR 21 MINOR 29 ON NO-GO	RESULT IN C REG = 50000008 IF NO FAULT
2	F39.G	FAULT IN C REG,OR AANC SHIFT CONTROL,OR OPEN INPUT TO AARO33* OR BARO42* STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	C REG OR C REG CLK ARK112* SƏ1
21 28 2	F35.3	FAULT IN PARTIAL CREG->ROM ENABLE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

		TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
			I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIESI NO_GOL_203777776L2A1A1A19I	
21 29 21 30	2	T40	TEST FOR OPEN INPUT TO AARO33* OR BARO42* LOGICALLY "AND" C REGISTER AND 10000000 - RESULT IN B & C REGISTER BRANCH TO MAJOR 21 MINOR 32 ON NO-GO	
	2	F40.G	FAULT AT GATE AARO33* OR BARO42* STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND. GO I BLANK IZALALALZA 31	
21 31			SPARE	
21 32 21 33	1	T41	TEST AANC CMPLT => LOAD HEX A INTO MSD OF B REG SERIALLY LOAD THE B KEGISTER WITH A5555555 COMPARE THE B REGISTER TO 55A5A5A5 LOGICALLY "AND" C REGISTER AND 5FAF5FAF - RESULT IN B & C REGISTER COMPARE THE B REGISTER TO AOAO5OAO BRANCH TO MAJOP 21 MINOR 35 ON NO-GO BRANCH TO MAJOR 21 MINOR 37	RESULT IN C REG = F0F0F0F0
21 34			S > ARE	
21 35	2	F41-N	FAULT IN AANC CMPLT OR C REG OR B REG CLK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INCICATORS I DISPLAY I REPLACE ASSEMBLIES INO GO I 24000000000012A1A1A02 INO GO I 57510276512A1A1A03 INO GO IXXXXXXXXXXXI2A1A1A12.3.8.91	AARO33* SƏ1 INPUT TO CRKO15 SƏ1 CREG OR CLK
21 36			SP AR E	
21 37 21 38	1	T42	TEST "CLEAR A REG #1"  SERIALLY LOAD THE B REGISTER WITH A0000000  LOAD A REGISTER WITH A5555555  COMPARE THE B REGISTER TO A  BRANCH TO MAJOR 21 MINOR 40 ON NO-GO BRANCH TO MAJOR 21 MINOR 45	

	ECISION   TEST/FA		REMARKS
1 39		SP AR E	
21 40 21 41	2 T42.N	CHECK "CLEAR A REG #3"WITH EIP A->EB, TAPE INITIATE SELF TEST MODE 2-RETAIN PREVIOUS BIT PATTERN IN SELF TEST RE LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AB8600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AB8400 LOAD A REGISTEP WITH 05555555 LOAD EIP DATA FIELD 0 INTO A REGISTER COMPARE THE B REGISTER TO OFFFFFFF BRANCH TO MAJOR 21 MINOR 43 ON NO-GO	G. NO ACTIVE BITS SET UP EA = 1341 ENABLE I/O CMPLT
	3 F42.NG	FAULT IN CLEAR A REG #1 OR CLEAR OF MSHD STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS   DISPLAY   REPLACE ASSEMBLIES IND GO   122525252512A1A1A02	-    IARO46* SƏ1  -   -  INPUT TO ARAO74 SƏ1
1 42	·	SPARE .	
1 43	3 F42.NN	FAULT IN CLEAR A REG STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	-
	. ********* * * *	TEST FOR ACTIVE RECEIVERS, ACTIVE INPUT BIT TO B REG OR FAULT IN PE	******* * * * *

21 44 SPARE

TEST NO.	DECISION TEST/FAU		REMARKS
21 45 21 46	1 T43	TEST FOR ACTIVE B REG PE DURING TST2(INACTIVE) SERIALLY LOAD THE B REGISTER WITH AAAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFLOFFF COMPARE THE B REGISTER TO THE A REGISTER BRANCH TO MAJOR 21 MINOR 48 ON NO-GO BRANCH TO MAJOR 21 MINOR 63	ALL MEMORY EN ACTIVE
21 47		SPARE	
21 48 21 49	2 T43.N	CHECK MEMORY EN #5 SERIALLY LOAD THE B REGISTER WITH AAAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF3FIFOFFF COMPARE THE P QEGISTER TO THE A RFGISTER BRANCH TO MAJOR 21 MINOR 51 ON NO-GO	MEM EN U5
	3 T43.NG	CHECK MEMORY EN 96 SERIALLY LOAD THE B REGISTER WITH AAAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF3FD70FFF COMPARE THE B PEGISTER TO THE A REGISTER BRANCH TO MAJOR 21 MINOR 52 ON NO-GO	MEM EN #5
	4 T43.NGG	CHECK MEMORY EN 47 SERIALLY LOAD THE B REGISTER WITH AAAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF3FOBOFFF COMPARE THE B REGISTER TO THE A REGISTER BRANCH TO MAJOR 21 MINOR 61 ON NO-GO	MEM EN #7
	5 F43NGGG	FAULT IN MEMORY CONTROL- STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS DISPLAY REPLACE ASSEMBLIES  NO.GO 1525252525 1A1A3A(7.8)	MEMORY EN #8
21 50		SPARE	IMV061 S@1
21 51	3 F41.NN	FAULT IN MEMORY CONTROL- STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	MEMORY EN #5

			LF-IESI PROGRAI	SELF-TEST PROGRAM	DEMARKS
TES		DECISION LEVEL	N TEST/FAULT NUMBER	SELF-1EST PROGRAM	REMARKS
INC	<i>)</i> .	LEVEL	INUIVIDER		
				INDICATORS DISPLAY REPLACE ASSEMBLIES	
				INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO.GO   1525252525   1A1A3A(3*8*19*20)	
				NO.GO   1525252525   TATASA(3 6 19 20)	
21	52	4	T43.NGN	TEST FOR ACTIVE PE IN NCU CLOCK MODE AND MEMORY EN #6	
21	53	7	140.11011	SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE	
				(GTC003*)	ACTIVATE BKFO46* ANO IK4037
				SFRIALLY LOAD THE B REGISTER WITH AAAAAAAA	
				INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF3F070FFF	MEN EN #6
				COMPARE THE B REGISTER TO THE A REGISTER	
				BRANCH TO MAJOR 21 MINOR 55 ON NO-GO	
				BRAMCH TO MAJOD 21 MINOR 63	
21	54			SPARE	
21	J <del> 1</del>			OI AILE	
21	55	5	T43.NGNN	ATTEMPT SET OF "CLOCK CONTROL FF	
21	56			ENABLE CONTINUOS HIGH LEVEL ON GTCOO1*	GTCOO1* INACTIVE
				READ S COMPARE MISCELLANEOUS WORD I WITH AOOOOOC	
				LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS	
				BRANCH TO MAJOR 21 MINOR 57 ON NO-GO	
		6	T43.NGNNG	RESET GTCOO1* WITH RCNU	
		O	143.NGINING	ENABLE CONTROLI.EO TIMING PULSE INTERVAL 10 ON GTCOOI*	
				REAO & COMPARE MISCELLANEOUS WORD I WITH A	
				LOGICALLY *AND' C REGISTER AND AOOOOOC - RESULT IN B & : REGISTER	
				BRANCH TO MAJOR 21 MINOR 58 ON NO-GO	
		7	F43.NGNNGG	FAULT IN BKBOII	
				STOP TAPE, DISPLAY C REGISTER NO-GO LIGHT ON	
				INDICATORS DISPLAY REPLACE ASSEMBLIES	
				NO.GO BLANK 1A1A3A(7*14*16*20*231)	
				170.00 BE 1111   1711   10 20 201)	
21	57	6	F43.NG.NNN	FAULT IN KMVO1I ACTIVE	
				STOP TAPE, OISPLAY C REGISTER, NO-GO LIGHT ON	
				INDICATORS DISPLAY REPLACE ASSEMBLIES	
				NO.GO 300 1A1A3A(1*2*3*6*8)	
24	E0	7	E42 NICNINION	PDV024* INACTIVE	
21	58	7	F43.NGNNGN	BBK031* INACTIVE STOP TAPE. DISPLAY C REGISTER. NO-GO LIGHT ON	
				OTOL TALE, DIGITAL O'NEGISTEN, NO-GO LIGHT ON	

TEST	DECISI				SELF-TEST PROGRAM	REMARKS
NO.	LEVE	L   NUMBER				
			INDICATORS	DISPLAY	REPLACE ASSEMBLIES	
			NO.GO	300	1A1A3A(4*7)	
21 59			SPARE			
21 60			SPARE			
21 61 21 62			SPARE SPARE			
21 02	=		OI AILL			
21 63	3 1	TI4	TECT FOR ACTIVE		N.E. DDIVEDO ALL INACTIVE	
21 64	1	T43.NGNG	LOAD A REGISTER	-	BLE- DRIVERS ALL INACTIVE	
21 0	•				AG & ENABLE SELF TEST NCU CLOCK MODE	
			(GTC003*1			
					/EL ON GTCOO1*	DEC EN
			COMPARE THE		TAIN PREVIOUS BIT PATTERN IN SELF TEST RE5. NO	REC EN
			BRANCH TO MA			
			ENABLE LOW LE			
				TNCREMENT CP	FLAG & ENABLE SELF TEST CIU :LOCK MODE	
			(GTC003*) BRANCH TO MA	JOR 21 MINOR 7	9	
21 65	5		SPARE			
21 66	5 2	T44.N	CHECK FOR ROM -	> RIM NATA DEP	ENDENCE	
21 67	7		LOAD A REGISTER	WITH A00000	00	
					TAIN PREVIOUS BIT PATTERN IN SELF TEST RE NOTH	ING ACTIVE
			COMPARE THE BRANCH TO MA			
			51.0.11.011.10 W/V			
	3	F44.NS	FAULT ROM -> RIM			
			LOAD A REGIST		FFF TAIN PREVIOUS BIT PATTERN IN SELF TEST REG.	
			COMPARE THE			
			• • • • • • • • • • • • • • • • • • • •		ER, NO-CO LIGH1 ON	

ITESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS !	
I NO. I LEVEL   NUMBER		LI	1

NO GO	SPLAY I REPLACE ASSEMBLIES	
NO GO	(000000014VTV5VTR	;
NO GO		!
NO_GO	77600000124142418	!
NO GO	17740012A1A2A18	!
INO GO 1 4	377L2A1A2A1B	!
NO_GO 1_2	00000000128182825	!
	0000000012A1A2A25	!
NO_GO	<u> </u>	!
	00000000124142425	!
·	.4000000124142424	!
	2000000012 A1 A2 A24	!
·	.1000000012A1A2A24	!
INO_GO1	_400000012A1A2A24	!
INO_GOL	_200000012A1A2A24	!
180_621	100000012A1A2A24	!
INO GO L	<u>40000012A1A2A23</u>	
1NO_GO1	20000012A1A2A23	
IND_GOL	10000C12A1A2A23	!
INO_GO	4000012A1A2A23	
1 NO_GO	2000012A1A2A23	
1 NO_GO	10000i2A1A2A23	
INO_GO	400012A1A2A22	
1 NO_GO	200012A1A2A22	
INO GOL	100012A1A2A22	
1 NO GO 1	400124142422	
IND GO	20012A1A2A22	
INO GO	100124142422	
IND_GOL_	40 12 A1 A2 A21	1
INO GO	2012A1A2A21	
INO_GO	1012A1A2A21	
IND GC	412A1A2A21	
NO GO L	2124142421	
IND GO L	1124142421	

21 68 21 69	3	T44.NN	CHECK FOR SINGLE BIT FAULT LOGICALLY 'AND' C REGISTER AND AAAAAAAA - RESULT IN B & C REGISTER BRAYCH TO MAJOP 21 MINOR 70 ON NO-30 BRANCH TO MAJOR 21 MINOR 72
21 70 21 71	4	T44.NNN	CHECK FURTHER FOR SINGLE BIT FAULT INITIATE SELF TEST MODE 1-RETAIN PREVIOUS BIT PATTERN IN SELF TEST REG. COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND 55555555 - RESULT IN B & C REGISTER BRANCH TO MAJOR 21 MINOR 73 ON NO-GO
	5	T44. NNNG	CHECK EXMW REC EN INITIATE SELF TEST MODE 1-RETAIN PREVIOUS BIT PATTERN IN SELF TEST RES. COMPARE THE B REGISTER TO A00003 BRANCH TO MAJOR 21 MINOR 72 ON NO-GO

TESTI	DECISION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	6	F44. NNNGG	FAULT IN EXMW REC EN Sæl STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON .	
			I_INCICATORSI_DISPLAYIREPLACE_ASSEMBLIESF	
21 72	6	F44.NNNGN F44.NNG	FAULT IN SINGLE BIT OF INPUT MUX OR RIM INITIATE SELF TEST MODE 1-RETAIN PREVIOUS BIT PATTERN IN SELF TEST REG. COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

INDICATORS	LDISPLAY	REPLACE ASSEMBLIES
NO GO		1A1A4A(11,12)
-	<b>†</b>	2A1A1A16
		2 A1 A2 A (1·9 · 25)
NO GO	1 400000000	14144(11,12)
	1 (	2A1A1A16
	.1	12 A1 42 A (19 • 25)
NO GO	20000000	1A1A4A(10+12)
	i i	2 AI A'I AI 6
	_1	12A1A2Å(19.25)
NO GO	100000000	TA1A4A(10,12)
	1	IZA1AľAľ6
		1241424419.251
NO 30	1 40000000	11A1A4A(10+12)
	i i	2ATATA16
·		L2A1A2Af19,24)
NO GO	20000000	1A1A4A(9;12)
		2A1A1A16
· · · · · · · · · · · · · · · · · · ·		<u> </u>
NO GO	1 10000000	1A1A4A(9,12)
		[2A1A1A16
		L2A1A2A(19.24)
NO GO	4000000	1A1A4A(9,12)
	· ·	[2A1A1A16
		<u> </u>
NO GO		14144(8, 12)
		[2A1A1A16
		<u> </u>
NO GO		141444(8,12)
	7	[2A1A1A16
		1241424119-241
NO GO		141444(8, 12) -
	:	[2A1A1A16
		12A1A2A(19.23)
NO GO		141444(7, 12)
	!	IZALALA16
		IZAIAZA(19.23) UED ON FOLLOWING PAGE

ITESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I	ı
I NO I LEVEL I MIMBER I		11	

	TABLE CONTINUED FROM PRECEEDING PAGE
NO GO	100000[1A1A4A(6,7)
	[   [2A1A1A15
	1 1241424116.231
NO GO	40000[1A1A4A(6,7)
	[
	2000011A1A4A(5, 6)
NO GO	1 124141415
	1 1281828(16.23)
NO GO	1 10000   1 A1 A4 A (5,6)
140 00	I IZALALA15
	12A1A2A(16+23)
NO GO	1 4000   1 A1 A4 A (4,6)
110 00	1   [2A1A1A15
	12A1A2A(22,26)
NO GO	2000 1A1A4A(4,6)
.,,,	1 2A1A1A15
	1241424(22,26)
NO GO	1 1000/1A1A4A(4,6)
	112A1A2A(22,26)
NO GO	400 1A1A4A(3,6)
	1 12 A1 A2 A122 • 261
NO GO	200 1A1A4A(3,6)
	<u> </u>
NO GO	100 1A1A4A(3,6)
	<u> </u>
NO GO	( 40 1A1A4A(2,6)
	<u>- </u>
NO GO	20[1 A1 A4 A(2,6)
NO 00	12 <u>A1A2A21</u>
NO GO	10 1A1A4A(2,6)      2A1A1A15
	124142421
NO GO	1 411A1A4A(1,6)
NO GO	1 124141415
	1 12 41 42 421
NO GO	2   1   2   1   1   4   4   4   4   4   4   4   4
1	1 12A1A1A15
	12 A1 A2 A21
NO GO	1 1(1A1A4A(1,6)
	12A1A1A15
	J

21 73 5 T44.NNNN

21 74

TEST FOR FMB OR \*JB FAULT INITIATE SELF TEST MODE 1-RETAIN PREVIOUS BIT PATTERN IN SELF TEST REG. COMPARE THE B PEGISTER TO AFFFFFFF

TEST DECISION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		BRANCH TO MAJOR 21 MINOR 76 ON NO-GO	
6	T44.NNNNG	ISOLATE BETWEEN FMB AND PJB INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBFFF0FFF COMPARE THE B REGISTER TO A BRANCH TO MAJOP 21 MINOR 75 ON NO-GO	EN LOAD XMB
7	F44. NNNNGG	FAULT IN FMB REC EN STOP TAPE, DISPLAY C REGISTER, NO-60 LIGHT-ON	
		INDICATORS I DISPLAY I REPLACE ASSEMBLIES	
21 75 7	F44. NNNNGN	FAULT IN PJB REC EN STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO. GO.   LXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
21 76 6	F44.NNNNN	SET UP FAULT BIT PATTERN TO ISOLATE FAULT INITIATE SELF TEST MODE 1-RETAIN PREVIOUS BIT PATTERN IN SELF TEST RES. COMPARE THE 8 REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	I I ma en
		11A1A4A15	1
		NO_GO	PARTIAL MA EN 1 Partial ma en
			TOTAL WD3 EN
		NO_GO 1 170000000011A1A4A19	
		NO_GO	
		NO_GO	
		NO. 60 J. 176000000011 A1 A4 A20	
		i NO GO i 17600000£1A1A4A20	
		NO_GQ	PARTIAL MTW1 EN
		100_001111111900012A1#2#11131	I HIRZ CH
21 77		SPARE	
21 78		SPARE	
21 79 1 21 80	T45	TEST FOR ACTIVE RECEIVER, ALL DRIVERS ACTIVE LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH FFBFFFBFFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 21 MINOR 82 ON NO-GO	ALL DRIVERS ACTIVE

TESTIDECISION   TEST/FAUL	SELF-TEST PROGRAM	I REMARKS I
	BRANCH TO MAJOR 21 MINOR 98	
21 81	SP ARE	
21 82 2 T45.N 21 83	CHECK RECEIVERS DRIVEN BY LOAD WDI, OMLY LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH BFBFFF0FFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 21 MINOR 84 ON NO-GO BRANCH TO MAJOR 21 MINOR 85	EN FOND MOJ
21 84 3 F44.NN	FAULT IN NAD RECEIVER STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

INDICATORS	I DISPLAY 1 REPLACE ASSEMBLIES	·
INO GO	17777777711A1A3A(19,21,24)	TOTAL NAD EN
1 10 60	114144(16.19)	1
INO GO	1 177700000011 A1 A4 A16	I PARTIAL WAD EN
NO GO	77700011414416	J PARTIAL NAD EN
NO GO	77711 41 44 414	ARTIAL NAD EN
NO GO	1 1000000000114144411	I SINGLE EN INPUT SOL
NO GO	4000000011A1A4A11	SINGLE EN INPUT Sal
NO GO	1 2000000011A1A4A10	SINGLE EN INPUT SOL
NO GO	I 1000000011A1A4A10	SINGLE EN INPUT SEL
NO GO	1 40000000F1A1A4A10	_1 SINGLE EN INPUT Sal
NO GO	1 20006000114144409	SINGLE EN INPUT SEL
NO GO	I 10000000   1 A 1 A 4 A 0 9	I SINGLE EN INPUT SOL
NO GO	1 400000011A1A4A09	I SINGLE EN INPUT SAL
NO_GO	L 2000000114144A08	I SINGLE EN INPUT Sal
NO_GC	1 100000011A1A4A08	SINGLE EN INPUT SEL
NO_GO	1 400000114144408	I SINGLE EN INPUT SOL
NO_60	1 200000 1A1A4A07	SINGLE EN INPUT SOL
NO GO	1 10000011 41 44 407	SINGLE EN INPUT Sal
NO GO	1	I SINGLE EN INPUT SOL
NO_GO	1 2000011A1A4A05	I SINGLE EN INPUT SOL
NO GO	I 10000I 1A1A4A05	I SINGLE EN INPUT Sal
NO GO	1 4000 il Al A4 404	I SINGLE EN INPUT SOL
NO GO	1 2000[1A1A4A04	_   SINGLE EN INPUT Sal
NO GO	I 1000I1A1A4A04	_I SINGLE EN INPUT Sal
INO GO	1 400114144403	I SINGLE EN INPUT SEL
IND GD	1 200-114144403	_ I SINGLE EN INPUT SAL
INO GO	10011414403	_  SINGLE EN INPUT Sal
NO GO	4011A1A4A02	_  SINGLE EN INPUT SEL
IND_GD	1 2011A1A4A02	_   SINGLE EN INPUT SEL
NO GO	1011A1A4A02	_   SINGLE EN INPUT SEL
	TABLE CONTINUED ON FOLLOWING PAGE	

TEST   CECISION	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARS
		TABLE_CONTINUED_FROM_PRECEEDING_PAGE   NO_GO	SINGLE EN INPUT SOL
1 85 3 1 86	T45. NG	CHECK RECEIVERS DRIVEN BY CM & QTD LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBFFFOFFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 21 MINOR 87 ON NO-GO BRANCH TO MAJOP 21 MINOR 88	EN LOAD QTM & QTD
1874	F45. NGN	NO GO	SINGLE EN INPUT Sal SINGLE EN INPUT Sal SINGLE EN INPUT Sal
21 88 4 21 89	T45. NGG	CHECK RECEIVERS DRIVEN BY MB LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 2FBFFF0FFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 21 MINOR 90 ON NO-GO BRANCH TO MAJOR 21 MINOR 91	EN LOAD QTB
21 90 5	F45. NGSN	FAULT IN JEB OR WD1 RECEIVER  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	TOTAL #D1 OR JEB EN JCP EN

ITESTICECISION | TEST/FAULT |

Dal LEVEL 1 NUMBER	<del></del>		<del></del>
		TABLE CONTINUED FROM PRECEEDING PAGE	
	I NO GO	1 17700000011A1A4A(17.20)	_   PARTIAL JCP OR JEB EN
	IND_GC		_   PARTIAL JCP OR JEB EN
	I <u>NO_GO</u> _	17400 1A1A4A(15.17)	_  JCI EN
	INO GO	1 37011A1A4A(15.16)	_  JCE EN
	1 <u>NO_GO</u>	711A1A4A(15:16)	
	INO_GO		_  PARTIAL JEB EN
	i NO_GC	3760011A1A4A20	
	IND_GO	1 17711 A1 A4 A20	
	NO GC	<u> </u>	
	NO_GO		_   SINGLE EN INPUT Sal
	NO GO		
	INO_GQ		SINGLE EN INPUT Sal
	I NO_GO	400000011A1A4A10	
	NO_GO		_   SINGLE EN INPUT Sal
	INO_GO		_   SINGLE EN INPUT Sal
	NO GC		_  SINGLE EN INPUT Sal
	NO_GO		_   SINGLE EN INPUT SEL
	NO GO	I2000000L1A1A4A08	
	NO_60		_   SINGLE EN INPUT Sal
	IND GO	40000011A1A4A08	
	NO_GO		_1 SINGLE EN INPUT Sal
	NO GO	100000 1A1A4A07	
	[NO_GO		_   SINGLE EN INPUT Sal
	NO_CO	20000118184805	
	NO_30		SINGLE EN INPUT S@1
	IND_GO		
	NO-60		_ SINGLE EN INPUT Sal
	ND_GQ	100011A1A4A04	
	<u>  NO_GO</u>		_  SINGLE EN INPUT Sal
	NO_60		
	1 <u>NO_GD</u>		SINGLE EN INPUT Sal
	NO_GO		_  SINGLE EN INPUT SOL
	<u>NO_GO</u>   NO_GO	2011414402	
	1NO_GO		_  SINGLE EN INPUT S@1 _  SINGLE EN INPUT S@1
	INO GO		SINGLE EN INPUT SOI
	NO GO		
	ı ü#=an=====		""I PINOFE CH TURO! 291

SELF-TEST PROGRAM

REMARKS

TEST CECTSION	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	I REMARKS
		INDICATORS	SINGLE XMB EN INPUT SEL SINGLE XMB EN INPUT SEL SINGLE XMR EN INPUT SEL SINGLE XMR EN INPUT SEL SINGLE XMB EN INPUT SEL SINGLE XMB EN INPUT SEL
21 94 6 21 95	T45.NGGGG	CHECK RECEIVED DRIVEN BY QJD INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF8FFF COMPARE THE B PEGISTER TO A BRANCH TO MAJOR 21 MINOR 96 ON NO-GO	EN LOAD QJD
7	T45.NGGGGG	THIS IS NOT A NORMAL FAULT LOCATION STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORS DISPLAY   REPLACE_ASSEMBLIES	
21 96 7	F45.NGGGGN	FAULT IN SINGLE RIT OF EXT MEM RECEIVER STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   41A1A4A01     NO GO   2011A14A02     NO GO   4011A1A4A02	   SINGLE EN INPUT SƏ1   SINGLE EN INPUT SƏ1   SINGLE EN INPUT SƏ1
21 97		SPARE	
21 98 21 99		ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

TESTI CECISIO	N   TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
	****	**************	
	*	INTERNAL MULTIPLEXERS TEST	*
	-	***************************************	**********
22 00		INITIALIZE DEFINE SELF TEST TAPE BRANCH TO MAJOP 22 MINOR 3	
22 01 22 02		STOP TAPE, DISPLAY C REGISTER. NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
22 03 2	T48	TEST A REG -> ROM -> RIM -> B REG, DATA = AFFFFFF	DREWTONG TEST - 400 LT/F
22 04		SERIALLY LOAD THE B REGISTER WITH A	PREVIOUS TEST = (21)745
		LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO THE A REGISTER BRANCH TO MAJOR 22 MINOR 6 ON NO-GO BRANCH TO MAJOR 22 MINOR 17	ROM -> RIM
22 05		SPARE	
22 06 2 22 07	T48.N	CHECK FOR PARTIAL ROM->RIM EN FAULT COMPARE THE B REGISTER TO AFFFFFOO BRANCH TO MAJOR 22 MINOR 10 ON NO-30 BRANCH TO MAJOR 22 MINOR 14	
22 08 22 09		SP AR E	
22 10 4	F48.NN	SINGLE BIT ROM -> RIM INACTIVE LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO THE A REGISTER STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	ROM -> RIM

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS !			
I NO.1 LEVEL I NUMBER L					
1	• •				

_INDICATORS	I_DISPLAY	REPLACE ASSEMBLIES	_i
NO GO	120000000000	2 A1 A1 A1 6	1
	_1	12A1A2A01	_
NO GO	1 1700000000	L2A1A1A16	_  BRES PE
NO_GO	_174000000		_I BREG PE
NO GO	1 3600000	[2A:A1A16	_  BREG PE
NO GO	170000	<u> </u>	BREG PE
NO GO	7400	[2A1A1A15	_  BRES PE
NO GO	1360.	I2A1A1A15	_  BREG PE
NO GO	117	[2 A1 A1 A15	_  BREG PE
NO GO	1 1000000000	2A1A1A16	1
	_1	L2A1A2A25	l
NO GO	1 X00000000	2A1A1A16	1
		L2A1A2A(19.25)	1
NO GO		2A1A1A16	1
	_Ĺ	[2A1A2A(19.24)	_1
NO GO	400000	{2 A1 A1 A1 6	ł
	_1	12A1A2A(19.24)	_1
NO GO	20.0000	[2A1A1A16	1
	_1	[2A1A2A(19.24)	_
NO GO	100000	[2A1A1A15	1
	_1	12 A1 A2 A (23 . 16)	1
NO GO	1 X0000	[2A1A1A15	1
		<u> </u>	_1
NO GO	( X000	2A1A1A15	1
	_L	12A1A2A(22.26)	1
NO GO		2A1A1A15	i
· · · · · · · · · · · · · · · · · · ·		<u> </u>	_1
NO GO	1 200	12 A1 A1 A1 5	1
	_1	124142422	1
NO GO	1 100	2 A1 A1 A1 5	
		124142422	I
NO GO		2A1A1A15	1
		12 A1 A2 A21	1

22 11 22 12			SPARE SPARE
22 13 22 14	4	F48.NG	FAULT IN ROM -> RIM EN STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I_NO.1LEYEL1NUMBER	I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	 
22 15 22 16	SP ARE SP ARE	
22 17 1 T49 22 18	TEST A REG -> ROM -> RIM -> B REG, DATA = 50000000  SERIALLY LOAD THE B REGISTER WITH AFFFFFF LOAD A REGISTER WITH 50000000  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F  COMPARE THE B REGISTER TO THE A REGISTER  BRANCH TO MAJOR 22 MINOR 20 ON NO-SO  BRANCH TO MAJOR 22 MINOR 22	ROM -> RIM
22 19	SPARE	
22 20 3 F49.N	FAULT IN ROM -> PIM, BIT SƏ1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INCICATORS	BIT 31 INACTIVE
22 21	SPARE	
22 22 1 T50 22 23	TEST FOR FAULT IN EN B REG OR C REG -> ROM SERIALLY LOAD THE B REGISTER WITH AFFFFFF COMPARE THE B REGISTER TO F  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO THE A REGISTER BRANCH TO MAJOR 22 MINOR 25 ON NO-GO BRANCH TO MAJOR 22 MINOR 27	SET UP ALL ONES IN BIT 1 - 28 OF B & C REG RDM -> RIM
22 24	SPARE	

TESTIDE		I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
22 25	2	F50-N	FAULT IN B OR C -> ROM EN ACTIVE STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
22 26			SPARE	
22 27 22 28	1	T51	TEST B REG -> ROM -> RIM -> B REG, DATA = AFFFFFFF SERIALLY LOAD THE B REGISTER WITH AFFFFFFF LOAD A REGISTER WITH ACCOCCCC INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFO77F COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 22 MINOR 32 ON NO-GO BRANCH TO MAJOR 22 MINOR 38	BREG->ROM->RIM
22 29 22 30 22 31			SPARE SPARE SPARE	
22 32	2	F51.N	FAULT IN B REG CHAN OF ROM  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES    NO_GO	

TEST DECISION NO. 1 LEVEL	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		TABLE CONTINUED FROM PRECEDING PAGE  NO GO I XXOQ12A1A1A2B  NO GO I XXI2A1A1A29	
22 33 22 34 23 35 22 36 22 37		SPARE SPARE SPARE SPARE SPARE SPARE	
22 38 1 22 39	T52	TEST BREG -> ROM -> RIM -> BREG, DATA = 50000000 LOAD A REGISTER WITH 50000000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FFF LOAD A REGISTER WITH 5FFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF077F COMPARE THE B REGISTER TO 5 BRANCH TO MAJOR 22 MINOR 40 ON NO-GO BRANCH TO MAJOR 22 MINOR 47	ROM->RIM BREG->ROM+ ROM->RIM
22 40   2 22 41	T52.N	TEST FOR NO INH OF AREG -> ROM COMPARE THE R REGISTER TO 5FFFFFFF BRANCH TO MAJOR 22 MINOR 42 ON NO-GO	
3	F52.NG	FAULT IN INH OF AREG -> ROM ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  IINDICATORSI_DISPLAYIREPLACE_ASSEMBLIES	•
22 42 3	F52•NN	FAULT IN BREG -> ROM, BIT SƏ1, OR PARTIAL AREG -> ROM EN SƏ1 COMPARE THE B PEGISTER TO 5 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	SET UP FAULT BIT

TEST DECISION   TEST/FAULT   NO.   LEVEL   NUMBER	SELF-TEST PROGRAM	REMARKS
	NO_GO117740012A1A1A191	EN AREG->ROM SƏ1 EN ARES->ROM SƏ1 EN AREG->ROM SƏ1 EN ARES->ROM SƏ1
22 43 22 44 22 45 22 46	SPARE SPARE SPARE SPARE SPARE	
22 47 1 T53 22 48	TEST C REG -> ROM -> RIM -> B REG, DATA = AFFFFFFF SERIALLY LOAD THE B REGISTER WITH AAAAAAAA COMPARE THE B REGISTER TO 05555555 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0B7F COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 22 MINOR 52 ON NO-GO BRANCH TO MAJOP 22 MINOR 55	C = AFFFFFFF C REG -> ROM, ROM->RIM
22 49 22 50 22 51	SP AR F SP AR E SP AR E	
22 52 2 F53.N	FAULT IN C REG CHAN OF ROM STOP TAPE, CISPLAY C REGISTER, ND-GO LIGHT ON    INDICCIORS	
22 53 22 54	SP ARE SP AR E	
22 55 1 T54 22 56	TEST C REG -> ROM -> RIM -> B REG, DATA = 50000000 SERIALLY LOAD THE B REGISTER WITH AAAAAAAA COMPARE THE P PEGISTER TO FAAAAAAA LOAD A REGISTER WITH 5FFFFFFF	C-REG = 5Q000000

TESTICECT	ISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0B7F COMPARE THE B REGISTER TO 5 BRANCH TO MAJOR 22 MINOR 57 ON NO-GO BRANCH TO MAJOR 22 MINOR 64	C REG -> ROM, ROM->RIM
22 57 2 22 58	T54•N	TEST FOR NO INH OF AREG -> ROM COMPARE THE B REGISTER TO 5FFFFFFF BRANCH TO MAJOR 22 MINOR 60 ON NO-GO	
3	F54•NG	FAULT IN INH OF AREG -> ROM ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I BLANK 12A1A1A19	<u>:</u>
22 59		SP ARE	
22 60 3 22 61 22 62 22 63	F54•NN	FAULT IN C REG -> ROM, BIT SƏL COMPARE THE R REGISTER TO 5 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON SPARE SPARE SPARE SPARE	SET UP FAULT BIT
		INDICATORS     DISPLAY	
22 64 1 22 65	T55	TEST A REG -> ROM -> DSPL -> IN MUX -> RIM + MSHD DSPL -> B REG, DATA = AFFFFFF LOAD A REGISTER WITH AFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0FBF COMPARE THE R REGISTER TO THE A REGISTER BRANCH TO MAJOR 22 MINOR 70 ON NO-GO BRANCH TO MAJOR 22 MINOR 76	RDM -> DSPL, DSPL -> IN MUY, 4MSB DSPL -> RIM

TESTIDECISION   TEST/F		SELF-TEST PROGRAM	REMARKS
22 66 22 67 22 68 22 69	SPARE SPARE SPARE SPARE		
22 70 2 F55.N		> IN MUX OR 4MSB DSPL -> RIM, BIT S@O SPLAY C REGISTER, NO-GO LIGHT ON	

_INDICATORS	I DISPLAY L REPLACE ASSEMBLIES	
NO 60	177777777 1A1A2A21	( EN DSPL -> IN MUX INACTIVE
	_i11A1A4A18	
NO_SO	1240000000012A1A2A20	1 AAX017 S@O
NO GO	12000000000012A1A2A(1,20)	
NO GO	11000000000012A1A2A20	RIM BIT SƏ1
NO_GO	1 400000000012A1A2A25	I RIM BIT S90
NO GO	1 200000000012A1A2A25	I RIM BIT Sal
NO_GO	i 100000000011 Al A4 A11	
NO_GO	1 4000000011A1A4A11	
NO GO	1 20000000011A1A4A(10.121	1
NO GO	L 10000000011A1A4A10	1
ND_GO	1 4000000011 A1 A4 A10	
NO GO	1 2000000011A1A4A(9.121	
NO_GO	1 1000000011 A1 A4 A09	
NO_GO	1 400000011A1A4A09	I
NO_GO	1 200000011A1A4A(8.12)	
NO_GO	1 1000000114144408	
NO_GO	1 40000011A1A4A08	
NO_GO	1 20000011A1A4A(7,12)	
NO GO	i 10000011A1A4A07	
NO_GO	1 40000114144407	
NO GO	I 2000011A1A4A05	
NO SO	1 10000114144405	
NO_GO	1 4000[1A1A4A(4.6)	
NO GO	1 200011 41 44 404	
NO GO	1 1000i1A1A4A04	
NO_GO	1 40011A1A4A(3.6)	
NO_GO	L 20011A1A4A03	
NO_GO	I 10011A1A4A03	
NO GO	1 4011A1A4A(2.6)	
NO_GO	1 20114144402	
NO GO	1011414402	
NO_GO	4 1A A4A(1.6)	
NO_GO	1 211A1A4A01	
NO_GO	1 111114401	·i

	CISION LEVEL	I TEST/FAULT	1	SELF-TEST PROGRAM	I REMARKS
	1	T56	LOAD A REGISTER WITH INITIATE SELF TEST M	ODE 1-LOAD SELF TEST REGISTER WITH OF877FOFBF	ROM -> D\$PL, DSPL -> IN *U 4MSB DSPL -> RIM
			COMPARE THE 8 PEGIST BRANCH TO MAJOR 22 M BRANCH TO MAJOR 22 M	INDR 80 ON NO-GC	
2 78 2 79			SPARE SPARE .		
2 80	2	T56.N	FAULT IN DSPL CHAN OF STOP TAPE, DISPLAY C	IN MUX OR RIM, BIT SƏ REGISTER, NO-GO LIGHT ON	
			INCICATORS	1 DISPLAY 1 REPLACE ASSEMBLIES	1
			INO_GO	1360000000012A1A1A07	   FYR549* Sal
			ING_GO	1240000000012A1A2A20	FYR549* INPUT TO AAB313* S
			INO_GO	1120000000012A1A2A20	AA5215 S@O
			IND GD	1200000000012A1A2A20	I RIM BIT Sal
			NO_60	1100000000012A1A2A(1.201	RIM BIT SãO
			NO_GO	1 400000000124142425	RIM BIT Sal
			( <u>NO_GO</u>		RIM BIT SãO
			INO_GO	1 10000000011A1A4A11 1 4000000011A1A4A11	!
			140_G0	1 200000001 I A1 A1 A10	}
			( NO . GO	1_1000000C11A1A4A10	i
			IND_GO	1 4000000011 A1 A4 A10	i
			IND_GO	L 2000000012A1A1A09	ĺ
			NO_GO	1 1000000011 A1 A4 A09	ĺ
			NO GO		!
			INO_GO	1 20000012A1A1A08	1
			INO_GD	1 100000011A1A4A08 4000 1 A1A4A0B	1
			IND GO	1 20000012A1A1A07	1 1
			NO_GO	1 10000011A1A4A07	i
			IND_GD		Ì
			NO_GO		1
			ND_GO	1000011A1A4A05	i
			NO_GO	X00012A1A1A04	Į
			INO_GO	X00!2A1A1A03	!
			INO_GO	X012A1A1A02	
					•
81			SPARE		
82			SPARE		
83			SPARE		
84			SPARE		
85	1	T57	TEST FOR SHORT ROM -> F	RIM -> B REG	
				TAIL F W TIME	

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
-	INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOF7F COMPARE THE 8 REGISTER TO 88888888 BRANCH TO MAJOR 22 MINDR 90 ON NO-GO	ROM -> RIM
	LOAD A REGISTE" WITH 44444444 Initiate self test mode 1-load self test register with ofbfff0f7f Compare the R register to 44444444 Branch to majop 22 minor 90 on ND-GD	ROM -> RIM
	LOAD A REGISTER WITH 22222222 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO 22222222 BRANCH TO MAJOR 22 MINOR 90 ON NO-GO	ROM -> RIM
	LOAD A REGISTER WITH 11111111 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO 11111111 BRANCH TO MAJOR 22 MINOR 90 ON NO-GO	ROM -> RIM
	LOAD A REGISTER WITH 81240000 Initiate self test mode 1-Load self test register with ofbfffof7f Compare the B register to 81240000 Braych to majop 22 minor 90 on NO-50	ROM -> RIM
	LOAD A REGISTEP WITH 48120000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F Compare the B register to 48120000 Branch to major 22 minor 90 on ND-GO	ROM -> RIM
	LOAD A REGISTER WITH 24810000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH DEBFFF0F7F COMPARE THE B REGISTER TO 24810000 BRANCH TO MAJOP 22 MINOR 90 ON NO-GO	ROM -> RIM
	LOAD A REGISTEP WITH 12480000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO 12480000 BRANCH TO MAJOR 22 MINOR 90 ON NO-GO	ROM -> RIM
	LOAD A REGISTER WITH 00008124 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO 00008124 BRANCH TO MAJOR 22 MINOR 90 ON NO-GO	ROM -> RIM
	LOAD A REGISTER WITH 00004812 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO 00004812 BRANCH TO MAJOR 22 MINOR 90 ON NO-GO	ROM -> RIM
	LOAD A REGISTER WITH 00002481 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH DFBFFF0F7F COMPARE THE B REGISTER TO 00002481 BRANCH TO MAJOR 22 MINOR 90 ON ND-GD	RDM -> RIM

TESTIDECISION   TEST/		REMARKS
	LOAD A REGISTER WITH 00001248 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F COMPARE THE B REGISTER TO 00001248 BRANCH TO MAJOR 22 MINOR 90 ON NO-GO	ROM -> RIM
	BRANCH TO MAJOR 22 MINOR 93	
22 87 22 88 22 89	SPARE SPARE SPARE	
22 90 2 F57.N	SHORT IN ROM -> RIM -> B REG STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORS   DISPLAY   REPLACE_ASSEMBLIES   NO GO	
22 91 22 92 22 93 2 758 22 94	TEST FOR SHORT DSPL -> IN MUX -> RIM LOAD A REGISTER WITH 88888888 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF877FOFBF	ROM -> DSPL, DSPL -> IN MUX, 4MSB DSPL -> RIM
	COMPARE THE P PEGISTER TO 888888888  BRANCH TO MAJOR 22 MINOR 96 ON NO-GO  LOAD A REGISTER WITH 44444444  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FOFBF  COMPARE THE B REGISTER TO 44444444  BRANCH TO MAJOR 22 MINOR 96 ON NO-GO	ROM -> DSPL -> RIM  ROM -> DSPL -> RIM
	LOAD A REGISTER WITH 222222222 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0F8F COMPARE THE P REGISTER TO 222222222 BRANCH TO MAJOR 22 MINOR 96 ON NO-GO	ROM -> OSPL, DSPL -> IN MUX, 4MSB DSPL -> RIM
	LOAD A REGISTEP WITH 11111111 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FOFBF COMPARE THE B REGISTER TO 11111111 BRANCH TO MAJOR 22 MINOR 96 ON NO-GO	ROM -> DSPL, DSPL -> IN MUX, 4MSB DSPL -> RIM
	LOAD A REGISTER WITH 81240000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0FBF	RDM -> DSPL, DSPL -> IN MUX, 4MSB DSPL -> RIM

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
	COMPARE THE B PEGISTER TO 81240000 BRANCH TO MAJOR 22 MINOR 96 ON NO-GD	
	LOAD A REGISTER WITH 48120000 INITIATE SELF TEST REGISTER WITH OFB77F0FBF	ROM -> DSPL, DSPL -> IN MUY, 4MSB DSPL -> RIM
	COMPARE THE 8 PEGISTER TO 48120000 Branch to Major 22 Minor 96 on NO-GO	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	LOAD A REGISTER WITH 24810000 INITIATE SELF TEST MEGISTER WITH OFB77F0FBF	ROM -> OSPL, DSPL -> IN MUX, 4MSB DSPL -> RIM
	COMPARE THE B REGISTER TO 24810000 Branch to major 22 minor 96 on NO-GO	4H3D D3FL -> KIH
	LOAD A REGISTER WITH 12480000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0FBF	
	COMPARE THE B REGISTER TO 12480000 Branch to major 22 minor 96 on NO-GO	4MSB DSPL -> RIM
	LOAD A REGISTER WITH 00008124 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77F0FBF	
	COMPARE THE B REGISTER TO 00008124 BRANCH TO MAJOR 22 MINOR 96 DN NO-GO	4MSB DSPL -> RIM
	LOAD A REGISTED WITH 00004812 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 0FB77F0F8F	
	COMPARE THE B REGISTER TO 00004812 Branch to major 22 minor 96 on NO-GO	4MSB DSPL -> RIM
	LOAD A REGISTEP WITH 00002481 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB77FOFBF	ROM -> DSPL, DSPL -> IN MUX,
	COMPARE THE B REGISTER TO 00002481 Branch to major 22 minor 96 on ND-GO	4MSB DSPL -> RIM
	LOAD A REGISTER WITH 00001248 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 0FB77F0FBF	ROM -> DSPL, DSPL -> IN MUX,
	COMPARE THE B REGISTER TO 00001248 BRANCH TO MAJOR 22 MINOR 96 ON NO-GO	4MSB DSPL -> RIM
	BRANCH TO MAJOR 22 MINOR 98	
22 95	SPARE	

F58.F

22 96 2

SHORT IN IN MUX -> RIM, OR IN 4MSB OF RIM '
STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON

TESTIDECISION   T	EST/FAULT   MUMBER (	SELF-TEST PROGRAM	REMARKS
		INDICATORS   DISPLAY   BEPLACE ASSEMBLIES   IND GO   IXXXXXXXXXXIHIGHER LEVEL OF MAINTENANCE	
22 97	SPARE		
22 98 22 99		E VERTICAL PARITY CHECK F MAJOR TEST	

ITEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I_NO_I_LEVEL_INUMBER		<b></b>
********	***************************************	*****
*	TEST SET CLOCK MODE AND NOW CLOCK CONTROL TESTS	*
*	TEST SET SESSION HOSE AVE TOO GESTINGE TESTS	*
*******	***************************************	******
23 00	INITIALIZE- NOT A TEST DEFINE SELF TEST TAPE	
	BRANCH TO MAJOR 23 MINOR 3	
22.01.0	2004204 601	
23 01 2 F31.1	BPC638* S@1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
	I INDICATORS I DISPLAY I REPLACE ASSEMBLIES	
	IND GO I BLANK _ IIAIAIA(21,23)	i
23 02	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
23 03 1 T60	CHECK STATE OF GTC001*. PREVIOUS TEST = (22)T58	
23 04	INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFFOFFF COMPARE THE B PEGISTER TO A	MTW1 -> IN MUX
	LOGICALLY "AND" C REGISTER AND ACCOOCC - RESULT IN B & C REGISTER	NO-GO FOR $GTCOO1* = 1$
	BRANCH TO MAJOR 23 MINOR 6 ON NO-GO Branch to Majop 23 Minor 20	
23 05	SPARE	
77.04 2 740.0	ATTEMPT PESET OF GTC00)* WITH INST STCL	
23 06 2 T60.N 23 07	ENABLE LOW LEVEL ON GTCOOL*	
	READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AMD' C REGISTER AND ACCOOCC - RESULT IN B & C REGISTER	VO-CO IE CTC 003* =1
	BRANCH TO MAJOR 23 MINOR 9 ON NO-GO	40-90 11 912003+ -1
23 08 3 T60.NG	TEST TST1(MTW1 ->(NMX)	
	INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFF0FFF COMPARE THE B REGISTER TO A	MTW1->INMX
	LOGICALLY 'AND' C REGISTER AND ACCOCC - RESULT IN B & C REGISTER	
	BRANCH TO MAJOR 23 MINOR 13 ON NO-GO Branch to major 23 minor 20	
	CONTROL OF THE BY HERE'S BY	
23 09 3 T60.NN	ATTEMPT RESET OF CLOCK CONTROL FF WITH RCNU, USES DC CLOCK STOP	
25 22 5 1001/11		

TESTICECTS TO	N   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
23 10		SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCJ CLOCK MODE (GTC003*) ENABLE CONTROLLED TIMING PULSE INTERVAL 10 DN GTC001* READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND A00000C - RESULT IN B & C REGISTER BRANCH TO MAJOP 23 MINOR 14 DN NO-GD	NO-GO IF GTC003* =1
23 11 4	T60.NNG	ATTEMPT RESET OF "CLK CONTROL FF" WITH EOP "STOP COMP CLK" ENABLE CONTINUOUS HIGH LEVEL ON GTC001* LOAD DISCRETE (NPUT WORD (EIP/EOP CODE) WITH A3E600  LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E400 READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND A00000C - RESULT IN B & C REGISTER LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00000 BRANCH TO MAJOR 23 MINOR 12 ON NO-GO	SET UP EA =0371. I/O REC INACTIVE I/O REQ ACTIVE NO-GD IF GTC003* =1
5	F60.NNGG	FAULT IN STCL 187 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   ELANK   1   1   1   1   1   1   1   1   1	¶   BAD116* Sæ1 
23 12 5	F60.NNGN	CKB123* INACTIVE STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I_INCICAIORSI_DISPLAYIREPLACE_ASSEMBLIES IND_GO	i 1
23 13 4	T60.N3N	FAULT IN TST1(MTW1->INMX)  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   BEPLACE ASSEMBLIES     NO GO   300 1A1A2A21       11A1A4A20	   FYRO10* SƏ1
23 14 4 23 15	T60-NNN	ATTEMPT SET OF RESET COMPUTER FLAG ENABLE COMPUTER RESET (GTC000*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A COMPARE THE P REGISTER TO A LOGICALLY 'AND' C REGISTER AND A0002 - RESULT IN B & C REGISTER BRANCH TO MAJOR 23 MINOR 18 ON NO-GO	NO-GO FJR GTC000* = 1
5	F60. NNNG	FAULT IN GTCOOl* -> MTWl READ & COMPARE MISCELLANEOUS WORD 1 WITH A	

TESTIDECISION		SELF-TEST PROGRAM	REMARKS
		LOGICALLY 'AND' C REGISTER AND A00000C - RESULT IN B & C REGISTER STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	NO-GO IF GTC003* =1
		INDICATORS	
23 16		SPARE	
23 17		SPARE	
23 18 5	F60.NNNN	FAULT IN RESET GTCOO1* TO 0, OR INST DECODE MATRIX STOP TAPE	
		IINDICATORSI_DISPLAYI	
		I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIESINO_GOIXXXXXXXXXXXIPROCEED_PER_PABAGRAPH_3-12D	
23 19		SPARE	
23 20 1	T61		
23 21	T60.NGG	CHECK STATE OF GTC001* IN NCU CLOCK MODE SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*)	
2	F61.1	FAULT LOC WITHIN TEST T61, NOT A PROGRAMMED STOP- NCU CLK MODE MAL  INDICATORS   DISPLAY   REPLACE ASSEMBLIES    I TEST SET FAULT ( 4000000 1a1a3a(22,25,27,28)      OR   I Alaaa29	
1	T61(CONT)	INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFFOFFF COMPARE THE 8 REGISTER 10 A LOGICALLY 'AND' C REGISTER AND A00000C - RESULT IN B & C REGISTER BRANCH TO MAJOR 23 MINOR 22 ON NO-GO BRANCH TO MAJOR 23 MINOR 24	MTW1 -> IN MUX NO-GO FOR GTC001* = 1
23 22		SPARE	

		I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	2	F61.2	SET INPUT TO "CLK CONTROL FF" Sal STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO-GO	
23 23			SPARE	
23 24 23 25	1	Т62	TEST SET OF "CLK CONTROL FF" WITH RCPC INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF9FFFOFFF ENABLE CONTINUOUS HIGH LEVEL ON GTCOO1* INITIATE SELF TEST MODE 1-RETAIN PREVIOUS BIT PATTERN IN SELF TEST REG.	SET UP BIT PATTERN FOR TSIL FOLLOWING, MTWI->INMX
			COMPARE THE B REGISTER TO A00000C LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJO° 23 MINOR 27 ON NO-GO BRANCH TO MAJOR 23 MINOR 44	NO-GO IF GTCOD1* = 0
23 26			SPARE	
23 27 23 28	2	T62.N	CHECK SET OF SIIC LATCH  READ & COMPARE MISCELLANEOUS WORD 1 WITH A  LOGICALLY "AND" C REGISTER AND AO1 — RESULT IN B & C REGISTER  BRANCH TO MAJOR 23 MINOR 39 ON NO-GO	NO-GO IF GTC003* =1
23 29	3	T62.NG	CHECK FOR ACTIVE "OC CLK STOP"  SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1F0B0FFF ENABLE LO SPEED MEMORY MODE WITH ADDRESS: O DATA:  O	INH ALL MEM EXCEPT #7- ON KMA091, EN MTW1 -> IN MUA
			RESET MEMORY FILL MODE COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND AD14 RESULT IN B & C REGISTER BRANCH TO MAJOR 23 MINOR 32 ON NO-GO	NO-SO IF STC013* OR STC020* IVACTIVE
23 30	4	T62.NG3	TEST FOR APPROX 3 MICROSECOND PULSE ON GTCOO1* TO POSFIX RECIEVER INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH DFBFFE0F7F ENABLE CONTROLLED TIMING PULSE INTERVAL 6 ON GTCOO1*	EN CLK RUN TAPE STOP. EN POSFIX PULSE TEST

TESTICECIST	ON   TEST/FAULT L   NUMBER	SELF-TEST PROGRAM	I REMARKS
5	F62.NGG.1	INDICATORS   DISPLAY   REPLACE ASSEMBLIES     INDICATORS   DISPLAY   REPLACE ASSEMBLIES     INDICATORS   DISPLAY   REPLACE ASSEMBLIES     INDICATORS   DISPLAY   REPLACE ASSEMBLIES     INDICATORS   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR	NO PULSE AT ALL ON GTC001* PULSE WAS PRESENT
4	T62.NGG (CONT)	SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) BRANCH TO MAJOP 23 MINOR 34	RESET TST2
23 31		SPARE	
23 32 4	F62.NGN	"DC CLK STOP" RESET KM4091 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   1   6000000118183813.4.7.16.231	BKB031* ACTIVE
23 33		SPARE	
23 34 5 23 35	T62.NGGG	CHECK FOR FAULT IN BOTH QUTO51 AND QUTO52 OF MTW1 READ & COMPARE MISCELLANEOUS WORD 1 WITH A00000C COMPARE THE B REGISTER TO A00000C LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS COMPARE THE B REGISTER TO A00000C BRANCH TO MAJOR 23 MINOR 37 ON NO-GD	NO-GO IF GTC001* = 0
6	F62•NGGGG	FAULT IN RCPC SET OF GTC001* ACTIVE. OR MTW1 REC EN STOP TAPE    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NONE   BLANK   11A12218	

STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON

ITESTICECISION	I TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
		I INDICATORS I DISPLAY I REPLACE ASSEMBLIES	FAULT IN INST DECODE MATRIX
23 36		SPARE	
23 37 6	F62∙NGGGN	FAULT IN BIT 8 09 9 OF MTW1 REC STOP TAPE, DISPLAY C REGISTER, NO-GD LIGHT ON    INDICATORS	
23 38		SPARE	
23 39 3 23 40	T62.NN	TEST LCU INST DECODE MATRIX, TRY INST RCFM SERIALLY LOAD THE B REGISTER WITH A READ & COMPARE THE FMB LINES WITH AFFFFFFF COMPARE THE P PEGISTER TO THE A REGISTER BRANCH TO MAJOR 23 MINOR 42 ON NO-GO	
4	F62•NNG	FAULT IN SIIC IBT OR LATCH STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   IDISPLAY   REPLACE ASSEMBLIES   1   100   GO   L   BLANK   1141424(10:11:16)	
23 41		SPARE	
23 42 4	F62.NNN	FAULT IN LCU INST DECODE MATRIX STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
)_NU_ILEXELINURBER	INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATORS   1 DISPLAY   REPLACE ASSEMBLIES   INDICATORS   1 DISPLAY   INDICATORS   INDIC	
23 43	SPARE	
23 44 1 T63 23 45	CHECK RESET OF "CLK CONTROL FF" USING STCL ENABLE LOW LEVEL ON GTCOOI* INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFF0FFF COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A00000C - RESULT IN B & C REGISTER BRANCH TO MAJOR 23 MINOR 47 ON NO-GO BRANCH TO MAJOR 23 MINOR 56	MTW1 -> IN MUX ND-G0 FDR GTC001* = 1
23 46	SPARE	
23 47 2 T63.N 23 48	ATTEMPT RESET OF "CLK CONTROL FF" WITH EOP "STOP COMP CLK" LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E400  READ & COMPARE MISCELLANEOUS WORD 1 WITH A  COMPARE THE B REGISTER TO A  LOGICALLY 'AND' C REGISTER AND A00000C - RESULT IN B & C REGISTER  LOAD DISCRETE INPUT WORD (EIP/EDP CODE) WITH A00000  BRANCH TO MAJOR 23 MINOR 50 ON NO-GO	SET UP EA =0371, I/O REG INACTIVE I/O RED ACTIVE NO-SO FOR GTCOO1* = 1
3 F63.NG	FOULT IN STOL IBT STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	BAD116* Sal
23 49	SPARE	
23 50 3 F63.NN 23 51	ATTEMPT RESET OF CLOCK CONTROL FF WITH RCNU, USES DC CLOCK STOP ENABLE CONTROLLED TIMING PULSE INTERVAL 10 ON GTCOOL* READ & COMPARE MISCELLANEOUS WORD 1 WITH A COMPARE THE B REGISTER TO A LOGICALLY AND C REGISTER AND A00000C - RESULT IN B & C REGISTER BRANCH TO MAJOR 23 MINOR 53 ON NO-GO	NO-GO FOR GTC001* = 1

TESTI DE		TEST/FAULT NUMBER	SELF-TEST PROGRAM	REMARKS
	4	F63.NNG	CK B123* INACTIVE STOP TAPE, DISPLAY C REGISTER, ND-GO LIGHT DN    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO   L 30011A1A3A(12:13)	
23 52			SPARE	
23 53 23 54	4	T63.NNN	ATTEMPT SET OF RESET COMPUTER FLAG ENABLE COMPUTEP PESET (GTC000*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A0002 - RESULT IN B & C REGISTER BRANCH TO MAJOR 23 MINOR 55 ON NO-GO	NO~GO FOR GTC000* = 1
	5	F63.NNNG	FAULT IN FINAL GATE OUTPUT OF GTCOD1* STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES INO-GO LIGHT ON	GTC001* Sal
23 55	5	F63•NNNN	FAULT IN RESET GTC001* TO 0 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO_GO	
23 56 23 57	1	T64	SET UP "ANY MEM OP & CM7" TO RESET "CLK CONTROL FF" WITH "DC CLK STP", CHECK RESET OF TST2 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFDF0F4FFF  ENABLE CONTINUOUS HIGH LEVEL ON GTC001* ENABLE SINGLE MEMORY MODE WITH ADDRESS: 0 DATA: CONTENTS OF A REGISTER INITIATE SELF TEST MODE 2-RETAIN PREVIOUS BIT PATTERN IN SELF TEST REG. BRANCH TO MAJOR 23 MINOR 58 ON NO-CO SET THE I/O COMPLETE FLAG (GTC010*) RESET THE I/O COMPLETE FLAG (GTC010*)  TEST FOR TST2 FF NUT RESET INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFFF0F0FFF  ENABLE CONTINUOUS HIGH LEVEL ON GTC001* ENABLE SINGLE MEMORY MODE WITH ADDRESS: 0 DATA:	MTW1->INMX ON CM4121, SIM CM7, SIM NO-GO  RESET TST2  EN MEM #1 ON CMA121, SIM CM7,

	ION   TEST/FAULT		REMARKS I
		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF BRANCH TO MAJOR 23 MINOR 63 ON NO-GO BRANCH TO MAJOR 23 MINOR 62	SIM NO GO
23 58 2 23 59	T64.1	RESET TST2 WITH LXMB PULSE THE XMB DRIVERS WITH THE A REGISTER INITIATE SELF TEST MODE 2-RETAIN PREVIOUS BIT PATTERN IN SELF TEST REG. BRANCH TO MAJOR 23 MINOR 60 ON NO-GO	
3	F64.1.G	FAULT IN SLMA IBT, LATCH, OR CMA121 RESET OF TST2 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I_INDICATORS_I_DISPLAY_IREPLACE_ASSEMBLIESI IND GO   BLANK   1A1A2A15     IIII1A1A3A(1.7.15.201I	
23 60 3	T64.1.N	ISOLATE BETWEEN FAULT IN RESET OF SELF TEST REG AND RESET OF TST2 PULSE THE XMB DRIVERS WITH THE A REGISTER BRANCH TO MAJOR 23 MINOR 61 ON NO-GO	
4	F64-1-NG	INPUT TO GYR707 S#1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS I DISPLAY I REPLACE ASSEMBLIES I	
23 61 4	F64.1.NN	FAULT INTLCU B REG CLK MODE 2 ENABLE" STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		IN)ICATORS	
23 62 2	F64.2	INPUT TO AYR752 S@1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTICECISION	TEST/FAULT	SELF-TEST PROCRAM	I REMARKS
		I INDICATORS I DISPLAY L REPLACE ASSEMBLIES	i
23 63 1 23 64	Т65	CHECK FOR RESET OF GTC001* TO 0 SET THE I/O COMPLETE FLAG (GTC010*) RESET THE I/O COMPLETE FLAG (GTC010*) COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A00000C - RESULT IN 8 & C REGISTER BRANCH TO MAJOR 23 MINOR 66 ON NO-GD BRANCH TO MAJOR 23 MINOR 70	RESET TST2 FROM T64  NO-GO FOR GTC001* = 1
23 65		SPARE	
23 66 2 23 67	T65. N	CHECK FOR SLMA FF NOT RESET, RESULTS IN SHI DATA EN COMPARE THE B PEGISTER TO A00000C BRANCH TO MAJOR 23 MINOR 68 ON NO-GO	GD IF SLMA FF IS RESET
3	T65.NG	CHECK GTC001* WITH RCM1 READ & COMPARE MISCELLANEOUS WORD 1 WITH A00000C LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 23 MINOR 69 ON NO-GO	
4	F65•NGG	FAULT IN "DC CLK STOP" RESET OF "CLK CONTROL FF" STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	! !
23 68 3	F65.NN	SLMA FF NOT RESET STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   LISTOPHONE   LIST   NO-GO   LIGHT ON   NO-GO	<b>!</b>
23 69 4	F65.NGN	FAULT IN TST2 LD BREG Enable vertical parity check Stop tape, display c register, no-go light on	

	TEST/FAULT		REMARKS
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   1	
23 70 1 23 71	T66	TEST FOR NO "DC CLK STOP RESET OF GTCOOL* TO O IN CIU CLK MODE INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFDFOFFFF ENABLE CONTINUOUS HIGH LEVEL ON GTCOOL* RESET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST CIU CLOCK MODE (STCOO3*) ENABLE SINGLE MEMORY MODE WITH ADDRESS: O DATA:	MTW1->INMX ON CMA121, SIM CM7
		CONTENTS OF A REGISTER COMPARE THE B REGISTER TO A00000C LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN 8 & C REGISTERS BRANCH TO MAJOR 23 MINOR 72 ON NO-GO BRANCH TO MAJOR 23 MINOR 77	NO-GO IF GTCOO1* = 0
23 72 2 23 73	T66.N	CHECK FOR SLMA FF NOT RESET, RESULTS IN SHT DATA EN COMPARE THE P REGISTER TO ACCOUNT BRANCH TO MAJOR 23 MINOR 74 ON NO-GO	GO IF SLMA FF IS RESET
3	T66.NG	CHECK SIIC LATCH FOR NOT RESET  READ & COMPARE MISCELLANEOUS WORD 1 WITH A01  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS  BRANCH TO MAJOR 23 MINOR 75 ON NO-GO	NO-GO IF GTC 003* =1
4	F66.NGG	NO CIU CLK MODE  DEFINE NCU TEST TAPE  IINDICATORS _ L DISPLAY _ L REPLACE ASSEMBLIES  INCU	
23 74 3	F66.NN	SLMA FF NOT RESET STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
23 75 4	F66.NGN	SIIC LATCH NOT RESET . STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

		I TEST/FAULT	· SELF-TEST PROGRAM	REMARKS
			I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO	
23 76			SPARE	
23 77 23 78	1	Т67	TEST RESET OF "CLK CONTROL FF" WITH RCNU INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF9FFF0FFF  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCJ CLOCK MODE (GTC003*) ENABLE CONTINUOUS HIGH LEVEL ON GTC001* LOAD A REGISTER WITH A999 ENABLE CONTROLLED TIMING PULSE INTERVAL 999 ON GTC001*	SET UP BIT PATTERN FOR TSTIFOLLOWING, MTW1->INMX
	2	F67.1	FAULT LOC WITHIN TEST T67, NOT A PROGRAMMED STOP- FAULT IN "CLK COUNTER"	
	1	T67(CONT)	ITEST SET FAULT 1 20000011A1A3A16.7.8.9.10)  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFF0FFF COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A00000C - RESULT IN B & C REGISTER BRANCH TO MAJOR 23 MINOR 79 ON NO-GO BRANCH TO MAJOR 23 MINOR 81	MTW1 -> [N MUX NO-GO FOR GTCOO1* = 1
23 79	2	T67.2	TEST RCNC GEN PULSE ON GTC001* ENABLE LOW LEVEL ON GTC001* SERIALLY LOAD THE B REGISTER WITH A03 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 4FBFFE077F  ENABLE CONTROLLED TIMING PULSE INTERVAL 14 CONDITIONALLY ON GTC001*	SET UP CM1 DATA EN LD CM, EN CLK RUN TAPE STOP, EN B->ROM, EN POSFIX PULSE TEST
	3	F67.2.1	FAULT LOC WITHIN TEST T67.2- PULSE ON GTC001* OF INCORRECT WIDTH    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NONE   BLANK   I1A1A3A06     NO GO   BLANK   I1A1A3A16.7.8.9.10]	NO PULSE PRESENT
23 80	3	F67.2.2	FAULT IN "NORMAL CLK STP", OR RCNU [BT OR LATCH SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	RESET TST2

I_NO_L_		TEST/FAULT NUMBER	SELF-TEST PROGRAM	REMARKS
			I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES  NO GO	
23 81 23 82	1	T68	TEST SET OF COMPUTER RESET FLAG, GTCOOO*  ENABLE COMPUTEP RESET (GTCOOO*)  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFFOFFF COMPARE THE B REGISTER TO A  LCGICALLY 'AND' C REGISTER AND A0002 - RESULT IN B & C REGISTER BRANCH TO MAJOR 23 MINOR 83 ON ND-GO BRANCH TO MAJOR 23 MINOR 85	MTW1 -> [N MUX NO-GO FOR GTC000* = 1
23 83 7	2	F68.N	FAULT IN RSET IBT OR LATCH, OR GTC000* -> MTW1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   20000 121224(11,12,15)     INDICATOR   INDICATOR	
23 84			SPARE	
23 85 23 86	1	T69	TEST RESET OF RSET FF, GTCOOO* = 1, WITH RCNC LOAD & REGISTER WITH AFFF ENABLE CONTROLLED TIMING PULSE INTERVAL 10 CONDITIONALLY ON GTCOO1*	
	2	F69.1	FAULT LUC WITHIN TEST T69 - LUAD CLK COUNTER BEFORE END OF DATA    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST SET FAULT   2000000 11111111111111111111111111111	   INPUT TO IKF113* OPEN
	1	T69(CONT)	INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFFOFFF COMPARE THE B PECISTER TO A0002 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 23 MINOR 87 ON NO-GO BRANCH TO MAJOR 23 MINOR 93	MTW1 -> IN MUX NO-GO IF GTCOO1* = 0
23 87 23 88	2	T69•2	CHECK RCNC RESET OF GTCOO1* TO O ENABLE CONTINUOUS HIGH LEVEL ON GTCOO1* ENABLE CONTROLLED TIMING PULSE INTERVAL 10 CONDITIONALLY ON GTCOO1* READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY "AND" C REGISTER AND ADDOOOC ~ RESULT IN B & C REGISTER	<b>40-3</b> 0 IF STC001* = 1 & RCM1

TESTIDECISION		SELF-TEST PROGRAM	I REMARKS I
		BRANCH TO MAJD? 23 MINOR 90 ON NO-GO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFFOFFF COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND AOOOOOC - RESULT IN B & C REGISTER BRANCH TO MAJOR 23 MINOR 91 ON NO-GO	IBT ACTIVE  MTW1 -> IN MUX  NO-GO FOR GTCOO1* = 1
3	F69.2.N	FAULT IN "COMP CLK INH" RESET OF RSET FF, OR BIT OF MIWL REC STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATORS   BLANK   LALAZA(11,12)   Indicators   Lalaza(11,12)   Lalaza(1	
23 89		SPARE	
23 90 3	F69.2.1	FAULT IN RCNC IBT OR LATCH STOP TAPE, CISPLAY C REGISTER, NO-GO LIGHT ON   INGIGATORS	
23 91 3	F69.2.2	FAULT IN LCU INST DECODE MATRIX STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY   REPLACE ASSEMBLIES   IND GD   200001PROCEED PER PARAGRAPH 3-12D	
23 92		SPARE	
23 93 1 23 94	Т70	TEST "CONDITIONAL CLK STP" WITH RCNC UNABLE TO RESET GTC001* TO 0 SERIALLY LOAD THE B REGISTER MITH A03 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 4F9FFF07FF  ENABLE CONTINUOUS HIGH LEVEL ON GTC001* RESET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST CIU CLOCK MODE (GTC003*) ENABLE CONTROLLED TIMING PULSE INTERVAL 20 CONDITIONALLY ON GTC001* INITIATE SELF TEST MODE 1-RETAIN PREVIOUS BIT PATTERN IN SELF TEST REG. COMPARE THE B REGISTER TO A00000C LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS ENABLE LOW LEVEL ON GTC001*	SET UP CM1 DATA EN LD CM, EN B->ROM, MTW1->INMX  NO-30 FOR GTCOO1* = D

	CISION   TEST/F		REMARKS I
		BRANCH TO MAJOR 23 MINOR 95 ON NO-GO BRANCH TO MAJOR 23 MINOR 96	
23 95	2 F70.N	CONDITIONAL CC CLK STOP LATCH NOT RESET STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I_INDICATORS   LDISPLAY   L REPLACE ASSEMBLIES   NO. GO	1
23 96	1 771	TEST GEN OF PULSE ON GTCOO1* WITH RONU & RONG- PULSE MEASURED AT POSFIX RECEIVER	
		SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCJ CLOCK MODE (GTC003*)	
		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFE0F7F	EN OLK RUN TAPE STOP, EN POSFIX PULSE TEST
		PUNCH TAPE CODES - /8 /4 #F #6 #0 #0 &C	RCNU 006F - TEST SHORT (ATA
	2 F71.1	FAULT LOC WITHIN TEST T71- INCORRECT PULSE WIDTH	
		I INDICATORS I DISPLAY I BEPLACE ASSEMBLIES INONE I BLANK IPROCEED PER PARAGRAPH 3-12D INO GO I BLANK IPROCEED PER PARAGRAPH 3-12D	 
		TEST SET   AULT   Z000000 1A1A3A(5,7)	TAR111* S@1 
23 97	1 T71(CO	SERIALLY LOAD THE B REGISTER WITH A03 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 4FBFFE077F	SET UP DATA FOR CM1 EN LD CM, EN CLK RUN TAPE STOP, EN B->ROM, EN POSFIY PULSE TEST
		ENABLE CONTROLLED TIMING PULSE INTERVAL 16 CONDITIONALLY ON GTCOO1*	ANTZE 1E21
	2 F71.2	FAULT LOC WITHIN TEST 171- FAULT IN "CONDITIONAL CC CLK STP	
		I INDICATORS I DISPLAY I	<b>!</b> !
	1 771(CO	T) SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*)	RESET TST2
23 98	1 172	TEST OF INPUT TO MBCO61 ENABLE VERTICAL PARITY CHECK BRANCH TO MAJOP 25 MINOR 1	

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I					
I NO.1 LEVEL 1 NUMBER 1							

23 99

END OF MAJOR TEST

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
24 00 24 01 24 02 24 03	BRANCH TO MAJO? 24 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

STIDECISION   O.LLEVELI	TEST/FAULT NUMBER	SELF-TEST PROGRAM	REMARKS
akci	********	***************	******
*			*
*		EXTERNAL DATA PATHS TESTS- MAJORS 25, 26, 27, 28, 29	*
*		TESTS FOR LOGICAL FAULTS T74 - T111	*
*		TESTS FOR SHORTS T112 - T121	*
*:	******	*********************************	*****
00		INITIALIZE	
		DEFINE SELF TEST TAPE	
		SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCJ CLOCK MODE (GTC003*)	
		ENABLE LOW LEVEL ON GTCOO1*	
		BRANCH TO MAJOR 25 MINOR 3	
01		INITIALIZE	
		DEFINE SELF TEST TAPE	
		SET INHIBIT INTREMENT OF FLAG & ENABLE SELF TEST NOU CLOCK MODE (GTC003*)	
		ENABLE LOW LEVEL ON GTCOO1* BRANCH TO MAJOR 25 MINOR 3	
		DRANCH TO MASON 25 MENUN 3	
02 2	31.2	BBC537* Sal	
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES	
		INO_GOIBLANKIIAIAIA23I	
*	********	**********************	*****
*	T E	ST FOR LOGICAL FAULTS IN EXTERNAL DATA PATHS- MAJORS 25 - 28 & 29 MINORS3 - 75	*
*		**************************************	*
•			र र र र र र र र र र <b>र र र र र र</b>
03 1	T74	TEST MB DR -> JEP, ROM * AFFFFFFF BUT DR NOT ENABLED => 0->QUB(001-028)	
04		PREVIOUS TEST = (23)T72 LOAD A REGISTER WITH AFFFFFFF	
		INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OBBFFFOFFF JE	B->INMX
		COMPARE THE B REGISTER TO A BRANCH TO MAJOR 25 MINOR 5 ON NO-GO	
		BRANCH TO MAJOR 25 MINOR 20	

		I TEST/FAULT LNUMBER	SELF-TEST PROGRAM	REMARKS
25 05 25 06	2	T74.N	TEST MB DR -> WD1 REC, ROM * AFFFFFFF BUT DR NOT ENABLED => 0 -> WD1 LOAD A REGISTEP WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OEBFFFOFFF COMPARE THE E REGISTER TO A BRANCH TO MAJOR 25 MINOR 11 ON NO-GO	WD1 REC->INMX
25 07	3	F74.NG	SINGLE BIT OF EB REC Sal. SET UP ERROR BIT- BIT DSPL GIVES QUBOXX Sal LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OBBFFFOFFF COMPARE THE B "EGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	JEB->TVMX
25 08 25 09 25 10			SPARE SPARE SPARE	
25 11	3	T74-NN	TEST FOR MB DR EN S@1 COMPARE THE B REGISTER TO AFF8 BRANCH TO MAJOR 25 MINOR 12 ON NO-GO	
	4	F74.NNG	FAULT IN EN OF MP DR STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

		TEST/FAULT	SELF-TEST PROGRAM
			I INGICATORS I DISPLAY I REPLACE ASSEMBLIES
			INQ_GQIBLANKI1A1A2AQ4I
25 12	4	T74.NNN	TEST FOR MB DR EN S01 COMPARE THE B REGISTER TO A07FC BRANCH TO MAJOR 25 MINOR 13 ON NO-GO
	5	F74.NNNC	FAULT IN EN OF MB DR STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO. GO
25 13	5	T74.NNNN	TEST FOR MB OR EN S@1 COMPARE THE B REGISTER TO A00003FF BRANCH TO MAJOR 25 MINOR 14 ON NO-GO
	6	F74.NNNNG	FAULT IN EN OF MR DR STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GQ
25 14	6	T74.NNNNN	TEST FOR MB DR EN SOLL COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 25 MINOR 16 ON NO-30
	7	F74.NNNNNG	TOTAL MB DR EN SAL STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
			I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES  NO GO
25 15			SPARE
25 16	7	F74.NNNNN	SINGLE BIT OF MB DR ACTIVE. SET UP ERROR BIT- BIT DSPL GIVES DTBOXX SIGNAL AFFECTED COMPARE THE B PEGISTER TO A STOP TAPE, PISPLAY C REGISTER, NO-GO LIGHT DN

REMARKS

ITESTIDECIS	ION   TEST/FAULT	SELF-TEST PROGRAM	<del> </del>	REMARKS
		_INDICATORS	 	
		ND_GO		
		1 NO_GO1200000011A1A2A(5,7)		
		NO_GO	] ]	
		NO_SO		
		NO_GO2011A1A2A(3.5)		
		NO_GO	•	
		NO_GO   X11A1A2A12.31	l	
25 17		CO.40C		
25 17		SPARE SPARE		
25 19		SPARE		
25 20 1 25 21	T75	TEST MB DR -> JEB, ROM=AFFFFFFF & DR ENABLED => 1->QUB(001-028) LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 2BBFFF0FFF COMPARE THE B REGISTER TO AFFFFFFF	ROM->MB,	JEB->I VMX
		BRANCH TO MAJOR 25 MINOR 22 ON NO-GO BRANCH TO MAJOR 25 MINOR 44		
25 22 2 25 23	T75.N	TEST MB DR -> WD1 REC. ROM=AFFFFFFF & DR ENABLED => 1-> WD1 LOAD A REGISTED WITH AFFFFFFF		
		INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 2EBFFFOFFF COMPARE THE B PEGISTER TO AFFFFFFF BRANCH TO MAJOR 25 MINOR 27 ON NO-GO BRANCH TO MAJOR 25 MINOR 34	ROM->MB+	WD1 RES->INMX
25 24		SPARE		
25 25 25 26		SPARE SPARE		
25 27 3	T75.NN	TEST FOR MB DR EN SWO COMPARE THE B REGISTER TO A007FFFF BRANCH TO MAJOR 25 MINOR 28 ON NO-GO		
4	F75.NNG	FAULT IN EN OF MP DR STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON		

TESTIDEC	ISION   TEST/FAUL	SELF-TEST PROGRAM	REMARKS
		I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES  IND_GOIBLAMKI1A1A2A04	
25 28 4	, T75.NNN	TEST FOR MB DR EN SØO COMPARE THE B REGISTER TO AFF803FF BRANCH TO MAJOP 25 MINOR 29 ON NO-GO	
5	F75.NNNG	FAULT IN EN OF MP DR STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES I	
		INO GO I BLANK IIAIA2A04	
25 29 5	5 T75.NNNN	TEST FOR MB DR EN SØO COMPARE THE B REGISTER TO AFFFFC BRANCH TO MAJOR 25 MINOR 30 ON ND-GO	
6	F75. NNNNG	FAULT IN EN OF MP DR STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		IINDICATORSi_DISPLAY1REPLACE_ASSEMBLIESI IND_GDiBLANKilala2a04I	
25 30 6	5 T75.NNNNN	TEST FOR MB DR EN SØO COMPARE THE B REGISTER TO A BRANCH TO MAJOR 25 MINOR 32 ON NO-GO	
7	F75.NNNNG	TOTAL MB DR EN SAO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO	
25 31		SPARE	
25 32 7	F75•NNNNN	SINGLE BIT OF MB DR INACTIVE. SET UP ERROR BIT- BIT DSPL GIVES DTBOXX SIGNAL AFFECTED COMPARE THE B REGISTER TO AFFFFFFF STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

		TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS 1
			INDICATORS	
25 33			SPARE	
25 34 25 35	3	T75.NG	FAULT IN EB REC. REPEAT 175 TO SET UP FAULT BIT PATTERN. LOOK FOR EN SOO LOAD A REGISTEP WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 2BBFFFOFFF COMPARE THE B REGISTER TO A01FFFFF BRANCH TO MAJOR 25 MINOR 36 ON NO-GO	ROM->MB+ JEB->INMX
	4	F75.NGG	FAULT IN EB REC EN- Sao STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORS	
25 36	4	775.NGN	TEST FOR EB REC EN SOO COMPARE THE B PEGISTER TO AFEO3FFF Branch to Major 25 minor 37 on NO-GD	
	5	F75.NGNG	FAULT IN EB REC EN- SRO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
25 37	5	T75.NGNN	TEST FOR EB REC EN SOO COMPARE THE B REGISTER TO AFFFCO7F Branch to major 25 minor 38 on NO-GO	
	6	F75.NGNNG	FAULT IN EB REC FN- S@O STOP TAPE, DISPLAY C REGISTER, NO-GO LÍGHT ON	

ITESTIC		N   TEST/FAULT	SELF-YESY PROGRAM
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   11414420
25 38	6	T75. NG NNN	TEST FOR ER REC EN SOO COMPARE THE B REGISTER TO AFFFFF8 BRANCH TO MAJOR 25 MINOR 39 ON NO-GO
	7	F75.NGNNNG	FAULT IN EB REC EN- SƏO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
			I INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I BLANK LIALA4A20
25 39	7	T75. NG NNNN	TEST FOR EB REC EN SãO COMPARE THE B REGISTER TO A BRANCH TO MAJOR 25 MINOR 41 ON NO-GO
	8	F75.NGNNNN >G	TOTAL EB REC EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   1A1A2A21
25 40			SPARE
25 41	8	F75.NGNNNN >N	SINGLE BIT DF EB REC S@O. SET UP ERROR BIT- BIT DSPL GIVES QUBOXX SIGNAL AFFECTED  COMPARE THE B REGISTER TO AFFFFFFF STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS

REMARKS

ITESTICECISTON I		SELF-TEST PROGRAM	REMARKS I
		TABLE CONTINUED FROM PRECEDING PAGE   1	
25 42 25 43		SPARE SPARE	
25 44 1 T 25 45	76	TEST MB -> JEB, ROM = A0000000 & DR ENABLED #> CHECK DATA INPUTS TO MB DP FOR Sal Fault LOAD A REGISTEP WITH A0000000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 2BBFFF0FFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 25 MINOR 46 ON NO-GO BRANCH TO MAJOR 25 MINOR 55	ROM->MB, JEB->INMX
25 46 2 T 25 47	76.N	CHECK FOR FAULT IN BIT 28 COMPARE THE B PEGISTER TO A8 BRANCH TO MAJOR 25 MINOR 48 ON NO-GO	
3 F	76.NG	DATA INPUT TO 28 TH BIT OF MB DR S@1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  IINDICATORS	
25 48 3 T 25 49	76.NN	CHECK FOR FAULT IN BIT 20 - 27 OF MB DR LOGICALLY 'AND' C REGISTER AND A7F8 - RESULT IN B & C REGISTER BRANCH TO MAJOR 25 MINOR 51 ON NO-GO	
4 F	76.NNG	DATA INPUT TO BIT 1 - 19 OF MB DR SQ1. STOP TAPE, CISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIESI IND_GQLBLANKIIAIA2AQ3I	
25 50		SPARE	
25 51 4	F76.NNV	DATA INPUT TO BIT 20 - 27 OF MB DR SƏL. DSPL BIT GIVES MB DUTPUT SIGNAL- OTBOXX STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
		INO GO IXXXXXXXXXXIIAIA2AO7	
25 52 25 53 25 54		SPARE SPARE SPARE	
25 55 1 25 56	<b>177</b>	TEST MB DR -> &DI REC. DR INACTIVE => O->WD1 REC INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH DEBFFFOFFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 25 MINOR 57 ON NO-GO BRANCH TO MAJOR 25 MINOR 61	WD1 REC->INMX
25 57 2	F77.N	SINGLE BIT OF WD1 REC Sal. DSPL BIT GIVES SIGNAL- 1-3 QUA00(1-3), 4-8 QUE00(1-5), 9-13 QUI00(1-5), 14-28 QUP(01-15) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INCIGATORS   DISPLAY   REPLACE ASSEMBLIES    NO GO	

TEST DECISION	TEST/FAULT   NUMPER	SELF-TEST PROGRAM		REMARKS
		IABLE CONTINUED FROM PRECEEDING PAGE		
25 58 25 59 25 60		SPARE SPARE SPARE		
25 61 1 25 62	T78	TEST MB DR -> WD1 REC, ROM = AFFFFFFF & DR ENABLED => 1->WD1 REC LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 2EBFFF0FFF COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 25 MINOR 66 ON NO-GO BRANCH TO MAJOR 25 MINOR 76	ROM->MB.	WD1 REC->INMX
25 63 25 64 25 65		SPARE SPARE SPARE		
25 66 2	T78.N	TEST FOR WD1 REC EN SãO COMPARE THE B REGISTER TO AO1FFFFF BRANCH TO MAJO® 25 MINOR 67 ON NO-GO		
3	F78.NG	FAULT IN WD1 REC, EN S00 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON		
25 67 3	T78.NN	TEST FOR WD1 REC EN S00 COMPARE THE 8 REGISTER TO AFEO1FFF BRANCH TO MAJOR 25 MINOR 68 ON ND-GO		
4	F78. NNG	FAULT IN WO1 REC, EN SAO STOP TAPE. DISPLAY C REGISTER, NO-GO LIGHT ON		

TEST DECISION   TEST/FAULT			SELF-TEST PROGRAM
,-11-14-			
			I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO
25 68	4	T78.NNN	TEST FOR WD1 REC EN SOO COMPARE THE B REGISTER TO AFFFEOFF BRANCH TO MAJOR 25 MINOR 69 ON NO-GO
	5	F78.NNNG	FAULT IN WD1 REC, EN S&O STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
			I_INDICATORSI_DISPLAY_IREPLACE_ASSEMBLIESI IND_GOL_BLANKI1A1A4A17
25 69	5	178. NNNN	TEST FOR WD1 REC EN SãO COMPARE THE 6 REGISTER TO AFFFFFOT BRANCH TO MAJOR 25 MINOR 70 ON NO-GO
	6	F78.NNNNG	FAULT IN WD1 REC, EN S@O STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
			INDICATORS 1 DISPLAY 1 REPLACE ASSEMBLIES IND.GO 1 BLANK 11A1A4A16
25 70	6	T78. NNNNN	TEST FOR WOL REC EN SOO COMPARE THE B REGISTER TO AFFFFFF9 BRANCH TO MAJOR 25 MINOR 71 ON NO-GO
	7	F78.NNNNG	FAULT IN WD1 REC, EN SÃO STOP TAPE, DISPLAY C REGISTER, NO-GO LÍGHT ON
			I_INDICATORSL_DISPLAYIREPLACE_ASSEMBLIESI
25 71	7	T78.NNNNNN	TEST FOR WD1 REC EN S00 COMPARE THE B REGISTER TO A BRANCH TO MAJOR 25 MINOR 72 ON NO-GO
	8	F78.NNNNN >G	TOTAL WD1 REC EN SãO Stop Tape, cisplay c register, no-go light on

REMARKS

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	f REMARKS I
NO.1 LEYEL 1 NUMBER 1	· 	

_
1
_1

25 72 8 F78. NNNNNN --->N

SINGLE BIT OF WD1 REC S@1. DSPL BIT GIVES SIGNAL- 1-3 QUAOO(1-3), 4-8 QUEOO(1-5), 9-13 QUIOO(1-5), 14-28 QUPO(01-15) COMPARE THE B PEGISTER TO AFFFFFF STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON

INDICATORS	1 DISPLAY 1 REPLACE ASSEMBLIES
INO_SO	1 100000000011A1A4A11
IND GO	I 4000000011A1A4A11
IND GO	1 20000000011A1A4A110.121
	I 10000000011A1A4A10
	1 400000011A1A4A10
INO_GO	1 200000011A1A4A19.121
IND_GD	1 1000000011A1A4A09 10000000011A1A4A09
1NO_GO	
	<u> 1200000011A1A4A18±121</u>
INO_GO	1 100000011 A1 A4 A08
IND GO	<u> </u>
NO_GO	
INO_GO	1 10000011A1A4A07 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
IND_GO	
NO_GO	20000114144405
NO_GO	1000C11A1A4A05
NO SO	-L4000  A A4A(4.6)
NO_60	<u>-12000 1A1A4A04</u>
IND_CO	1 1000114144404
1 40 60	_i40011A1A4A13.61
INO GO	
INO_30	_l10011A1A4A03
INO_GO	1 2011A1A4A02
INO GO	_11
IND GO	
IND GO	212 42 44 402
NO GO	11111111111111111111111111111111111111
130-50	

25 73 25 74 25 75		SPARE SPARE SPARE
25 <b>7</b> 6 1 25 <b>7</b> 7	T79	TEST WD1* DR -> NAD*, ROM = AFFFFFFF BUT DR NOT EN^BLED *> 1->NAD* LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH D7BFFF0FFF COMPARE THE B REGISTER TO A

BRANCH TO MAJOR 25 MINOR 78 ON NO-GO

XMVI <- DAV

TESTICECISTON	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		BRANCH TO MAJOR 25 MINOR 98	
25 78 2 25 79	179.N	TEST WD1* DR -> PJB, ROM = AFFFFFFF BUT DR NOT ENABLED => 1->PJB LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFF7 COMPARE THE B REGISTER TO AFFFFFFFF LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 25 MINOR 83 ON NO-GO	PJB->R[M FAULT BIT PATTERN -> BREG
25 80 3	F79.NG	SINGLE BIT OF NAD* REC ACTIVE. REPEAT 179 TO SET UP ERROR BIT- DSPL BIT GIVES BIT OF REC AT FAULT LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH O7BFFFOFFF COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	NAD->INMX
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES    NO GO	
25 81 25 82		SPARE SPARE	
25 83 3	T79. NN	TFST FOR WD1 DR EN S@1 COMPARE THE B REGISTER TO AF8 BRANCH TO MAJOR 25 MINOR 84 ON NO-GO	
4	F79.NNG	WD1 OR EN SØ1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	LEYEL	TEST/FAULT NUMBER	SELF-TEST PROGRAM	REMARKS
			IINDICATORSI_DISPLAYI	
25 84	4	T79.NNN	TEST FOR WD1 DR EN SØ1 COMPARE THE B REGISTER TO AOTC BRANCH TO MAJOR 25 MINOR 85 ON ND-GD	
	5	F79.NNNG	WD1 DR EN SOL STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   BEPLACE ASSEMBLIES     NO GO	
25 85	5	T79.NNNN	TEST FOR WD1 DR EN S01 COMPARE THE B REGISTER TO A003E BRANCH TO MAJOR 25 MINOR 86 ON NO-GO	
	6	F79.NNNNG	WD1 DR EN SƏ1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   I DISPLAY   REPLACE ASSEMBLIES   I NO-GO   L BLANK   IIAIA2AQ4   I	
25 86	6	T79.NNNNN	TEST FOR WD1 DR EN S@1 COMPARE THE B REGISTER TO AFFFE BRANCH TO MAJOR 25 MINOR 87 ON NO-GO	
	7	F79.NNNNNG	WD1 OR EN SƏ1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
25 87	7	T79.NNNNNN	TEST FOR WD1 DR EN SƏ1 COMPARE THE B REGISTER TO ACCOLF BRANCH TO MAJOP 25 MINOR BB DN NO-GD	
	8	F79.NNNNNN >G	WD1 DR EN SƏ1 Stop Tape, display C register, ND-GO Light on	

TESTIDECISION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO   BLANK   LALAZAL9, 131	
25 88 8	T79. NNNNN >N	TEST FOR WOL OR EN SOLL COMPARE THE B REGISTER TO ACCOORDED BRANCH TO MAJOR 25 MINOR 89 ON NO-GO	
9	F79. NNNNN >NG	WD1 DR EN S01 STOP TAPE, DISCLAY C REGISTER, NO-GO LIGHT ON   INDICATORS	
25 89 9	T79.NNNNN >NN	TEST FOR WOI DR EN SƏI COMPARE THE B REGISTER TO AOOOOOO7 BRANCH TO MAJOR 25 MINOR 90 ON NO-GO	
10	F 79. NNNNNN >NNG	WD1 DR EN SØ1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORS	
25 90 10	T79. NNNNN >NNN	TEST FOR WD1 DR EN S01 COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 25 MINOR 92 ON NO-GO	
11	F79. NNNNNN >NNNG	WD1 DR EN S01 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATORS   BLANK   LIALAZAL4.12.16.21)	
25 91		SPARE	
25 92 11 25 93	T79.NNNNNN >NNNN	SINGLE BIT OF WD1* DR S20, CHECK FOR FAULT AT BIT 14-28 COMPARE THE B REGISTER TO A	

TESTIDECISION   TEST/FAUL	SELF-TEST PROGRAM	REMARKS I
	LOGICALLY 'AND' C REGISTER AND AFFFE – RESULT IN B & C REGISTER BRANCH TO MAJOR 25 MINOR 94 ON NO-GO	
12 F79.NNNNN >NNNNG	SINGLE BIT 1-13 OF WD1* DR S@O STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
	I INDICATORS L DISPLAY IREPLACE ASSEMBLIESI	
25 94 12 F79.NNNNN >NNNNN	SINGLE BIT 14-28 OF WD1* DR S@O STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
	I INDICATORS I DISPLAY I REPLACE ASSEMBLIES INDIGO IXXXXXXXQQQQLLA1A2AQB	
25 95 25 96 25 97	SPARE SPARE SPARE	
25 98	ENABLE VERTICAL PARITY CHECK	
25 99	END OF MAJOR TEST	

		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
26 00			INITIALIZE  DEFINE SELF TEST TAPE  SET INHIBIT INCPEMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  (GTC003*)  ENABLE LOW LEVEL ON GTC001*  BRANCH TO MAJOP 26 MINOR 3	
26 01 26 02			STOP TAPE, CISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
26 03 26 04	2	ТВО	TEST WD1* DR -> NAD*, RDM = AFFFFFFF & DR ENABLED => O->NAD* = 1->B REG LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 87BFFF0FFF COMPARE THE B REGISTER TO THE A REGISTER BRANCH TO MAJOR 26 MINOR 5 ON NO-GO BRANCH TO MAJOR 26 MINOR 34	XMNI<-CAP, AD IDW<-PCS
26 05 26 06	2	T80.N	TEST WD1* OR -> PJB, ROM = AFFFFFFF & OR ENABLED *> O-> PJB, O->B REG LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 8FBFFF0FF7 COMPARE THE B REGISTER TO A BRANCH TO MAJOR 26 MINOR 11 ON NO-GD BRANCH TO MAJOR 26 MINOR 24	ROM->WD1 DR, PJB->RIM
26 07 26 08 26 09 26 10			SPARE SPARE SPARE SPARE	
26 11	3	T80.NN	TEST FOR WD1* DR EN S@O COMPARE THE B REGISTER TO AFB BRANCH TO MAJOR 26 MINOR 12 ON NO-GO	
	4	F80.NNG	WDI* DR EN SWO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  (INCICATORSI_DISPLAYI	
26 12	4	T80.NNN	TEST FOR WO1* OR EN S#O COMPARE THE B REGISTER TO AO7C BRANCH TO MAJOR 26 MINOR 13 ON NO-GO	
	5	F80.NNNG	WD1* DR EN SaO	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	-
26 13 5 T80.NNNN	TEST FOR WD1* DR EN S@O COMPARE THE B PEGISTER TO A003E Branch to major 26 minor 14 on NO-GO	
6 F80∙NNNNG	WD1* DR EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN I INDICATORS   DISPLAY   BEPLACE ASSEMBLIES   IND GO   BLANK   11212204	
26 14 6 T80, NNNNN	TEST FOR WD1* DR EN S@O COMPARE THE B REGISTER TO AFFFE BRANCH TO MAJOP 26 MINOR 15 ON NO-GO	
7 FBO.NNNNG	WD1* DR EN S@O STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   DEANK   DE	
26 15 7 T80-NNNNNN	TEST FOR WD1* DR EN SOO COMPARE THE B REGISTER TO ACCOLF BRANCH TO MAJOP 26 MINOR 16 DN ND-GD	
8 T80.NNNNNN >G	WD1* DR EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   LDISPLAY   REPLACE ASSEMBLIES     NO-GO   L BLANK   L1A1A2AQ9	
26 16 8 T80.NNNNNN>N	TEST FOR WD1* DR EN S@O COMPARE THE B REGISTER TO AOOOOOFR BRANCH TO MAJOR 26 MINOR 17 ON NO-GO	
9 FBO.NNNNN >NG	WD1* DR EN S#O Stop Tape, display c register, no-go light on	

		TEST/FAULT	SELF-TEST PROGRAM
			I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO
26 17	9	T80.NNNNNN >NN	TEST FOR WD1* DR EN S00 COMPARE THE B REGISTER TO A0000007 BRANCH TO MAJOR 26 MINOR 18 ON NO-GO
	10	F80.NNNNNN > NNG	WD1* DR EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  [ INDICATORS   DISPLAY   BEPLACE ASSEMBLIES
			INO_GOIBLANKIIAIAZAQ9I
26 18	10	T80-NNNNN >NNN	TEST FOR WD1* DR EN S@O COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 26 MINOR 20 ON NO-GO
	11	F80.NNNNNN >NNNG	WCI* DR EN SØD STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
			INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I BLANK ITALAZA14.16.211
26 19			SPARE
26 20 26 21	11	T80.NNNNN >NNNN	SINGLE BIT OF WO1* DR S@1- CHECK FOR FAULT AT BIT 14-28 COMPARE THE 8 REGISTER TO A LOGICALLY "AND" C REGISTER AND AFFFE - RESULT IN B & C REGISTER BRANCH TO MAJOR 26 MINOR 22 ON NO-GO
	12	F80.NNNNNV >NNNNG	SINGLE BIT OF HD1* DR S@1, BIT 1-13 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON

REMARKS

TESTIDECTSION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
2 <b>6 22</b> 12	F80.NNNNN >NNNNN	INDICATORS I DISPLAY I BEPLACE ASSEMBLIES IND. GO I BLANK 11A1A2A09  SINGLE BIT OF HD1* DR S@1,BIT 14-28 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY I REPLACE ASSEMBLIES I	
26 23		SPARE	
26	T80.NG	FAULT IN NAD* REC, REPEAT T80 TO SET UP FAULT BIT PATTERN. TEST FOR NAD* REC EN SWO LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 878FFF0FFF COMPARE THE B REGISTER TO A003FFFF BRANCH TO MAJOR 26 MINOR 26 DN NO-GD	ROM->WD1 DR, NAD->INMX
4	F80.NGG	NAD* REC EN S@O STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDIGO	
26 26 4	T80.NGN	TEST FOR NAD* REC EN S@O  COMPARE THE B REGISTER TO AFFCO1FF  BRANCH TO MAJOR 26 MINOR 27 ON NO-GO	
5	F80.NGNG	NAD* REC EN S°O STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
<b>26 27</b> 5	T80.NGNN	TEST FOR NAD* REC EN S@O COMPARE THE B REGISTER TO AFFFFE BRANCH TO MAJOR 26 MINOR 28 ON NO-GO	
6	F80.NGNNG	NAO* REC EN SÃO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	ECISION	I TEST/FAULT	SELF-TEST PROGRAM	1
I TREET		III INCORES		
			INDICATORS 1 DISPLAY 1 REPLACE ASSEMBLIES	ı
			NO GO L BLANK 11A1A4A16	i
			TROT WAR AND 5W 500	
26 <b>28</b>	6	TBO. NG NNN	TEST FOR NAD* REC EN SãO COMPARE THE B REGISTER TO A	
			BRANCH TO MAJOR 26 MINOR 30 ON NO-GO	
	_	# 4 A NO 111110	TOTAL MADE DEC 200	
	7	F80. NG NNNG	TOTAL NAD* REC SAO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			STOP TARRY DISPERS C REGISTERY NO GO EIGHT ON	
			I INDICATORS L DISPLAY L BEPLACE ASSEMBLIES	ı
			(NO GD   BLANK   1 A 1 A 2 A 2 1	
			111414416	ł
26 29			SPARE	
	_		4.10.5 0.7 0. 10.7 0.0 10.0 10.0 10.0 10.0 10.	
26 30	7	F80.NGNNNN	SINGLE BIT OF NAD* REC INACTIVE, SET UP ERROR BIT- DSPL BIT GIVES BIT OF REC INACTIVE	
			COMPARE THE B REGISTER TO AFFFFFFF	
			ENABLE VERTICAL PARITY CHECK	
			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			tubicators   Dishiav   Dishias Accemulate	
			I INDICATORS L DISPLAY 1 REPLACE ASSEMBLIES	
			NO GC L 4000000011A1A4A19.111	í
			NO GO 1 200000000   1 A1 A4 A (9 : 10 )	i
			INO_GOI1QQQQQQQQ11A1A4A19±101	1
			NO_GOI 4000000011	<u>i</u>
			NO_GO 2000000011A1A4A19.101	1
			IND_GO	į į
			NO_GO	i
			NO GO 1 100000011A1A4A(8.17)	İ
			IND GD 40000011A1A4A(8.17)	1
			NO GO 1 200000 14144(7,17)	ļ.
			NO_GO	!
			NO_GO	i
			INO GD 1 1000011A1A4A(5.17)	i
			NO_GO X0Q0[1A]A4A[4:17]	İ
			NO_GO40011A1A4A(3+171	Į.
			NO_GO20011A1A4413.201	!
			IND GD 10011A144A(3.201 TABLE CONTINUED ON FOLLOWING PAGE	ł
			INDIE COMITNUED OM FOLLOWING PAGE	

REMARKS

		TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
			TABLE CONTINUED FROM PRECEEDING PAGE	
26 31 26 32 26 33			SPARE SPARE SPARE	
26 34 26 35	1	T81	TEST WD1* DR -> NAD*, RDM * A0000000 & DR ENABLED, TESTS FOR DATA INPUTS TO DR Sa1  LOAD A REGISTER WITH A0000000  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 87BFFF0FFF COMPARE THE B REGISTER TO THE A REGISTER BRANCH TO MAJOR 26 MINOR 36 ON NO-GO BRANCH TO MAJOR 26 MINOR 42	ROM->WD1 DR, NAD->INMX
26 36 26 37	2	T81.N	TEST FOR INPUT TO DR S@1 AT BIT 14-28 LOGICALLY "AND" C REGISTER AND AFFFE - RESULT IN B & C REGISTER BRANCH TO MAJOR 26 MINOR 38 ON NO-GO	
	3	F81.NG	DATA INPUT TO BIT 1-13 OF WD1* DR S#1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  IINDICATORSI_DISPLAYIREPLACE_ASSEMBLIESINO_GOI_BLANKIIAIA2A09	
26 38	3	F81.NN	DATA INPUT TO BIT 14-28 OF WD1* DR S@1- DSPL BIT GIVES DR BIT AFFECTED STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
26 39 26 40 26 41			SPARE SPARE SPARE	
26 42 26 43	1	Т82	TEST WD1* DR -> PJB, DRIVER INACTIVE => 1->PJB, 1->B REG INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFF7 COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 26 MINOR 47 ON ND-GO BRANCH TO MAJOR 26 MINOR 57	PJB->RIM
26 44 26 45 26 46			SPARE SPARE SPARE	

		TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
26 47	2	T82.N	TEST FOR PJ8 REC EN S&O COMPARE THE B REGISTER TO AD1FFFFF BRANCH TO MAJOR 26 MINOR 48 ON NO-GO	
	3	F82.NG	PJB REC EN SãO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   L DISPLAY   REPLACE ASSEMBLIES   NO-GO   L BLANK   124142409	
26 48	3	T82.NN	TEST FOR PJB REC EN SãO COMPARE THE B REGISTER TO AFEO3FFF BRANCH TO MAJOR 26 MINOR 49 ON NO-GO	
	4	F82.NNG	PJB REC EN SãO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
26 49	4	T82.NNN	TEST FOR PJB REC EN SØO COMPARE THE B REGISTER TO AFFFCO7F BRANCH TO MAJOR 26 MINOR 50 ON NO-GD	
	5	F82.NNNG	PJB REC EN SOO STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO	
26 50	5	T82.NNNN	TEST FOP PJB REC EN SãO COMPARE THE P REGISTER TO AFFFFF8 BRANCH TO MAJOR 26 MINOR 51 ON NO-GO	
	6	F82.NNNNG	PJB REC EN SEO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN    INDICATORS   LOLSPLAY   REPLACE ASSEMBLIES   INDICATOR   LOLSPLAY	
26 51	6	T82.NNNNN	TEST FOR PJB REC EN S@O COMPARE THE B PEGISTER TO A BRANCH TO MAJOR 26 MINOR 53 ON NO-GO	

		TEST/FAULT		REMARKS I
	7	F82.NNNNNG	TOTAL PJB REC EN SãO STOP TAPE, DISPLAY C REGISTER, ND-GO LIGHT DN    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATOR   BLANK   22121207	
			112A1A2A09	
26 52			SP ARE	
26 53	7	F82.NNNNN	SINGLE BIT OF PJR REC SãO. SET UP ERROR BIT- DSPL BIT GIVES BIT OF REC SãO COMPARE THE B REGISTER TO AFFFFFFF STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS	
26 54 26 55 26 56			SPARE SPARE	
26 <b>57</b> 26 <b>58</b>	1	Т83	TEST WD1* -> PJB, ROM = AFFFFFFF & DR ENABLED => 0->PJB, 0->B REG LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 8F8FFF0FF7 COMPARE THE B REGISTER TO A BRANCH TO MAJOR 26 MINOR 59 ON NO-GO B4 ANCH TO MAJOR 26 MINOR 62	ROM->WD1 DR, PJ8->RIM
26 59	2	T83.N	SINGLE BIT OF PJP REC SOL WHEN EN- DSPL BIT GIVES PIT OF REC SOL STOP TAPE, DISOLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS	
26 60 26 61			SP AR E	

TESTIDECT	SION   TEST/FAUL	T   SELF-TEST PROGRAM	I REMARKS
26 62 l 26 63	T84	TFST XMB* OR -> XMB* REC, ROM = AFFFFFFF BUT DR NOT ENABLED => 1->XMB*->0->B REG LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBDFFOFFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 26 MINOR 64 ON NO-GO BRANCH TO MAJOR 26 MINOR 78	XMB->INMX
26 64 2	T84.N	TEST XMB* DR -> FMB, ROM = AFFFFFFF BUT DR NOT ENABLED => 1->FMB, 1->B	
26 65		LOAD A REGISTER WITH AFFFFFFF INITIATE SFLF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBBFFOFFF COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 26 MINOR 69 ON NO-GO	FMB->I NMX
26 66 3	F 8 4• NG	SINGLE BIT OF XME* REC ACTIVE WHEN EN. REPEAT T84 TO SET UP ERROR BIT- DSPL BIT = ACTIVE REC BIT INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBDFFOFFF COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS L DISPLAY 1 REPLACE ASSEMBLIES	XMB->INMX
		NO GO	1
		NO GO	1
		NO GO	1
		INO GO   200000 14142403	Ì
		1	
			! !
26 67 26 68		SPARE Spare	
26 <b>69</b> 3	T84.NN	TEST FOR XMB* DR EN SØ1 COMPARE THE B REGISTER TO AOO7FFFF BRANCH TO MAJOR 26 MINOR 70 ON NO~GO	
4	F84.NNG	XMB* DR EN SØl Stop Tape, cisplay c register, no-go light on	

TESTIDECISION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIESI INO_GOIBLANKIlala2A04I	
26 70 4	T84. NNN	TEST FOR XMB* DR EN S@1 COMPARE THE B REGISTER TO AFF803FF BRANCH TO MAJOR 26 MINOR 71 ON NO-GO	
5	F84•NNNG	XMB* DR EN SƏL STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO   BLANK   LALAZAG4   I	
26 71 5	T84.NNNN	TEST FOR XMB* DR EN Sæl Compare The B register to Affffc Branch to Major 26 minor 72 on ND-GD	
6	F84•NNNNG	XMB* DR EN SØ1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    Indicators   Display   Replace Assemblies   Indicators   Blank   Ilalazag4   Indicators   Indicat	
26 72 6	T84.NNNNN	TEST FOR XMB* DR EN S@1 COMPARE THE B REGISTER TO A BRANCH TO MAJOR 26 MINOR 74 ON NO-GO	
7	F84.NNNNNG	TOTAL XMB* DR EN SØ1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
26 73		S° ARE	
26 74 7	T84.NNNNNN	SINGLE BIT OF XMB* DR ACTIVE, TEST FOR FAULT AT BIT 17-28 COMPARE THE 8 REGISTER TO AFFFFFFF LOGICALLY "AND" C REGISTER AND AFFF - RESULT IN B & C REGISTER BRANCH TO MAJOR 26 MINOR 75 ON NO-GO	
8	F84.NNNNNN >G	SINGLE BIT OF BIT 1-16, XMB * DR, ACTIVE	

ITESTIDECISION   T			REMA
I_NOal_LEVEL_L_	NUMBER	<u></u>	
		I INDICATORS I DISPLAY I BEPLACE ASSEMBLIES IND GO I BLANK ILALAZAD4	
26 86 4 T8	35• NNN	TEST FOR XMB* DR EN SØO COMPARE THE B REGISTER TO A007FC BRANCH TO MAJOR 26 MINOR 87 ON NO-GO	
5 F8	35.NNNG	XMB* DR EN SãO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INCICATORS I DISPLAY I REPLACE ASSEMBLIES IND.GO I BLANK ILALAZADA	
26 87 5 T8	35.NNNN	TEST FOR XMB* DR EN SãO COMPARE THE B REGISTER TO AOOOO3FF BRANCH TO MAJOR 26 MINOR 88 ON NO-GO	
6 F8	35.NNNNG	XMB* DR EN S@O STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS I DISPLAY I REPLACE ASSEMBLIES	
26 88 6 T8	35.NNNNN	TEST FOR XMB* DR EN SØO COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 26 MINOR 90 ON NO-GO	
7 F8	35.NNNNNG	TOTAL XMB+ DR EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   11A1A2A14.16.211	
26 89		SPARE	
26 90 7 F8	B5.NNNNNN	SINGLE BIT OF XMB* OR INACTIVE. SET UP ERROR BIT- DSPL BIT = !NACTIVE BIT OF DR COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN   INDICATORSI_DISPLAYI	
26 75 8 F84.NNNNNN >N	SINGLE BIT OF XMB* DR ACTIVE, BIT 17-28- DSPL BIT GIVES ACTIVE DR BIT STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  1_INDICATORSI_DISPLAYI	
26 76 26 77	SP ARE SP ARE	
26 78 1 T85 26 79	TEST XMB* DR -> XMB* REC, ROM = AFFFFFFF & DR ENABLED => 0->XMB* REC->1->8 REG LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBDFF0FFF COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 26 MINOR 80 ON ND-GO BRANCH TO MAJOR 26 MINOR 98	ROM->XMB DR, XMB REC->INNY
26 80 2 T85.N 26 81	TEST XMB* DR -> FMB, ROM = AFFFFFFF & DR EN => 0->FMB->0->B REG LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBBFF0FFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 26 MINOR B5 ON NO-GO BRANCH TO MAJOR 26 MINOR 94	RDM->XMB* DR, FMB->INMX
26 82 26 83 26 84	SPARE SPARE SPARE	
26 85 3 T85.NN	TEST FOR XMB* DR EN SãO COMPARE THE B PEGISTER TO AFF8 BRANCH TO MAJOR 26 MINOR 86 ON NO-GO	
4 F85.NNG	XM8* DR EN SAG STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	1 REMARKS
1		
	INDICATORS   DISPLAY   BEPLACE ASSEMBLIES	
	NO GO	
	IND_GOIXXXXXJ1A1A2AO1I	
26 91 26 92 26 93	SPARE SPARE SPARE	
26 94 3 T85.NG	FAULT IN XMB* REC. REPEAT 185 TO SET UP FAULT BIT PATTERN. TEST FOR XMB* REC EN S@O	
26 95	LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH LFBDFFOFFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 26 MINOR 96 ON NO-GO	ROM->XMB DR, XMB REC->INMX
4 F85.NGG	TOTAL XMB* DR EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
	I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
26 96 4 T85.NGN	SINGLE BIT OF XMB* REC INACTIVE. SET UP ERROR BIT- DSPL BIT = INACTIVE BITOF XMB* REC COMPARE THE B REGISTER TO AFFFFFFF ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN	
	I INDICATORS I DISPLAY I BEPLACE ASSEMBLIES IND GD   1000000000 1112003	
	NO GO	
	NO GO	
	NO GO	
	TABLE CONTINUED ON FOLLOWING PAGE	

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
\- <u></u>	IND GO   XXXXX11 A1 A2 A03	
26 97	SP AR E	
26 <b>9</b> 8 26 <b>9</b> 9	Enable vertical parity check End of major test	

		I TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
27 00			INITIALIZE  DEFINE SELF TEST TAPE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  (GTC003*)  ENABLE LOW LEVFL ON GTC001*  BRANCH TO MAJOR 27 MINOR 3	
27 01			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN	
27 02	2	F30.3	FAULT IN 4SB OF MABC STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATORS   BLANK   11A1A1A121.221	
27 03 27 04	1	T86	TEST XMB* DR -> XMB* REC, ROM = A0000000, TEST FOR DATA INPUT TO XMB* DR S#1 LOAD A REGISTER WITH A0000000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBDFF0FFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 27 MINOR 5 ON NO-GO BRANCH TO MAJOR 27 MINOR 11	ROM->XMB DR. XMB REC->INMX
27 05 27 06	2	T86.N	TEST FOR FAULT AT BIT 17-28 LOGICALLY 'AND' C REGISTER AND AFFFF - RESULT IN B & C REGISTER BRANCH TO MAJOR 27 MINOR 7 ON NO-GO	
	3	F86•N3	DATA INPUT TO XMP* DR.BIT 1-16, S@1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  IINDICATORSI_DISPLAYLREPLACE_ASSEMBLIESI IND_GOBLANKILALAZAO1	
27 07	3	F86.NN	DATA INPUT TO XMR* DR, BIT 17-28 SƏ1 STOP TAPE, [ISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORSI_DISPLAYI	
27 08 27 09 27 10			SPARE SPARE SPARE SPARE SPARE	
27 11	1	Т87	168 TFST XMB* DR -> FMB, DR INACTIVE => 1->FMB->1->8 REG	

TESTICECT	ISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
27 12		INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH DFBBFFOFFF COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 27 MINOR 16 ON NO-GD BRANCH TO MAJOR 27 MINOR 26	FMB->INMX
27 13 27 14 27 15		SPARE SPARE SPARE	
27 16 2	T87.N	TEST FOR FMB REC EN SOO COMPARE THE P REGISTER TO ADIFFFFF BRANCH TO MAJOR 27 MINOR 17 ON NO-GO	
3	F87.NG	FMB REC EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON !_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES	1
27 17 3	T87. NN	TEST FOR FMB REC EN SØO COMPARE THE B REGISTER TO AFEO3FFF BRANCH TO MAJOR 27 MINOR 18 ON NO-GO	
4	F87.NNG	FMB REC EN STO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	1
27 18 4	T87.NNN	TEST FOR FMB REC EN SãO COMPARE THE R REGISTER TO AFFFCO7F BRANCH TO MAJOR 27 MINOR 19 ON NO-GO	
5	F87.NNNG	FMB REC EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  IINDICATORSL_DISPLAYL	
27 19 5	T87. NNNN	TEST FOR FMB REC EN SãO COMPARE THE E REGISTER TO AFFFFFB BRANCH TO MAJOR 27 MINOR 20 ON NO-GO	
6	F87.NNNNG	FMB REC EN SãO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

ITESTIC	DEC ISION	I TEST/FAULT	SELF-TEST PROGRAM I
	LEVEL_		i
1			
			I_INDICATORSI_DISPLAYIBEPLACE_ASSEMBLIES
			INO_GOI BLANK Ilala4a20I
27 20	6	T87. NNNNN	TEST FOR FMB REC EN Sac
			COMPARE THE B PEGISTER TO A
			BRANCH TO MAJOR 27 MINOR 22 DN NO-GO
	_		due ese su ese
	7	F87.NNNNNG	TOTAL FMB REC EN SÃO
			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES
			IND GO   BLANK   1 A1 A2 A21
			11114420
27 21			SPARE
21 21			J. Ave
27 22	7	F87. NNNNNN	SINGLE BIT UF FM2 REC SãO. SET UP ERROR BIT- DSPL BIT = BIT OF FMB REC
	•		Sag
			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES
			INO_GO1_100000000011A1A4A11I
			NO_GO
			NO_GO
			[ND_GD1_10000000011A1A4A10
			INO GO
			IND_GO
			INO_GO
			NO_GOI 400000011 A1A4 A09
			NO_GO
			NO_30L100000011A1&408
			NO_GO 40000011A1A4A08
			NO_GC
			NO GO 10000011A1A4A07
			NO_GO
			IND_GD
			NO_GC
			NO_GO
			INO GO XOIIAIA\$AO2
			NO GC XI IAIASAUL
			1 UM-AA
27 23			SOARE
27 24			S-ARE
27 25			SP ARE
21 23			V ANE

REMARKS

TESTIDECTSION		SELF-TEST PROGRAM	REMARKS
27 26 1 27 27	Т88	TEST XMB* CR -> FMB, ROM = AFFFFFF & DR ENABLED => 0->FMB->0->B REG LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBBFF0FFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 27 MINOR 28 ON NO-GO BRANCH TO MAJOR 27 MINOR 32	RDM->XMB* DR, FMB->INMX
27 28 2	F88.N	SINGLE BIT OF FMR REC Sal, DSPL BIT = BIT OF FMB REC Sal STOP TAPE, DISPLAY C REGISTER, ND-GC LIGHT DN   IND GC	
27 29 27 30 27 31		SP ARE SP ARE	
27 32 1 27 33	Т89	TEST XMB* DR -> JMA , DR INACTIVE => 1->JMA->1->B REG INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH ODBFFFOFFF COMPARE THE B REGISTER TO A007FFF BRANCH TO MAJOR 27 MINOR 37 ON NO-GO BRANCH TO MAJOR 27 MINOR 45	JMA->1MMX
27 34 27 35 27 36		SPARE SPARE SPARE	
27 37 2	T89.N	TEST FOR JMA REC EN SãO COMPARE THE B PEGISTER TO ACCOOFF BRANCH TO MAJOR 27 MINOR 38 ON NO-GO	

TEST CECISION   TEST/FAU		REMARKS
3 F89.NG	JMA REC EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK   LIALAGALT	
27 38 3 T89.NN	TEST FOR JMA REC EN SOO COMPARE THE B REGISTER TO A007F BRANCH TO MAJOR 27 MINOR 39 ON NO-GO	
4 F89.NNG	JMA REC EN S@O STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   L DISPLAY   REPLACE ASSEMBLIES     NO-GO   L BLANK   L L L L L L L L L L L L L L L L L L	
27 39 4 T89.NNN	TEST FOR JMA REC EN SOO COMPARE THE B PEGISTER TO A BRANCH TO MAJOP 27 MINOR 41 ON NO-GO	
5 F89-NNNG	TOTAL JMA REC EN SãO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   1   NO-GO   BLANK   11A1A2A21	
27 40	SPARE	
27 41 5 T89. NNNN	SINGLE BIT OF JMA REC S@O. SET UP ERROR BIT DSPL BIT GIVES SIGNAL QUAOXY (XX=BIT+6) AFFECTED  COMPARE THE B REGISTER TO A007FFF STOP TAPE, DISPLAY C REGISTER, ND-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	

TESTIDECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		TABLE CONTINUED FROM PRECEEDING PAGE    NO GO	
27 42 27 43 27 44		SPARE SPARE	
27 45 l 27 46	<b>T90</b>	TEST XMB* DR -> JMA, ROM = A007FFFO & DR ENABLED *> O->JMA->O->B REG LOAD A REGISTER WITH A007FFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1DBFFFOFFF COMPARE THE R PEGISTER TO A BRANCH TO MAJOR 27 MINOR 47 ON NO-GO BRANCH TO MAJOR 27 MINOR 51	XVVI<-APL , ND *BMX<-MON
27 47 2	T90.N	SINGLE BIT OF JMA REC SƏ1- DSPL BIT GIVES SIGNAL QUAOXX (XX=BIT+6) AFFECTED STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDIÇATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
27 48 27 49 27 50		SPARE SPARE SPARE	
27 51 1 27 52	Т91	TEST CM* DR -> JCM*, ROM = AFF80000 BUT DR NOT ENABLED => 1->JCM*+>0->B REG LOAD A REGISTER WITH AFF80000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFAFFF0FFF COMPARE THE B PEGISTER TO A BRANCH TO MAJOR 27 MINOR 53 ON NO-GO BRANCH TO MAJOR 27 MINOR 68	JCM->INMX
27 53 2	T91•N	TEST CM* DR -> WD3 REC & EXMW REC, ROM = AFF80000 BUT DR NOT ENABLED => 1->WD3&EXMW->1->B REG  SIGNAL ROUTING:	

TESTIDECISION		SELF-TEST PROGRAM	REMARKS
27 54		XTM000* -> QUM046  XTM000(1*-4*) -> QUS00(1-4)  XTM000(5*-8*) -> QUI00(1-4)  LOAD A REGISTER WITH AFF80000  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFF0FFF COMPARE THE B REGISTER TO AFF001  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOP 27 MINOR 59 ON NO-GO	WD3&JEA&EXMW->INMX Mask off other Rec inpuis
27 55 3	F91.NG	SINGLE PIT OF JCM* REC ACTIVE. SET UP ERROR BIT BY REPEATING T91 LOAD A REGISTER WITH AFF80000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFAFFFOFFF COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	JCM->INMX
		INDICATORS	IUM107 IUM106 IUM105 IUM104 IUM103 IUM102 IUM101
27 56 27 57 27 58		SPARE SPARE SPARE	
27 59 3	T91.NN	TEST FOR CM* DR EN S@1 COMPARE THE B REGISTER TO AF8 BRANCH TO MAJOR 27 MINOR 60 ON NO-GO	
4	F91•NNG	CP* DR EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORS	
27 60 4	T91.NNN	TEST FOR CM* OR FN S@1 COMPARE THE B REGISTER TO AOFOO1 BRANCH TO MAJO? 27 MINOR 61 ON NO-GO	
5	F91.NNNG	CM* DR EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	ECISION LEVEL	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
			I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES	1
27 61	5	T91.NNNN	TEST FOR CM* DR EN SØ1 COMPARE THE B REGISTER TO AFFOO1 BRANCH TO MAJOR 27 MINOR 62 ON NO-GO	
	6	F91.NNNNG	TOTAL CM* DR EN 501 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I BLANK IIAIA2A113.211	
27 62	6	T91.NNNNN	TEST FOR CM* DR EN S@1 COMPARE THE B REGISTER TO A80001 BRANCH TO MAJOR 27 MINOR 64 ON NO-GO	
	7	F91.NNNNNG	CM* DR EN S@O STOP TAPE, DISPLAY C REGISTER, ND-GO LIGHT ON	
			I INDICATORS 1 DISPLAY 1 BEPLACE ASSEMBLIES IND GO 1 BLANK 11A1A3A01	! !
27 63			SPARE	
27 64	7	F91.NNNNNN	SINGLE BIT OF CM* DR SƏO. SET UP ERROR BIT- DSPL BIT GIVES SIGNAL SƏO, XTMOXX* (XX=BIT-20) COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I NDICATORS I DISPLAY I REPLACE ASSEMBLIES INDECOME INDECOME IXXXXXXXXXXIIA1A2A07	
27 65 27 66 27 67			SP ARE SP ARE SP ARE	
27 68 27 69	1	Т92	TEST CM* DR -> JCM*, ROM = AFF80000 & DR ENABLED => 0->JCM*->1->8 REG LOAD A REGISTEP WITH AFF80000 INITIATE SELF TEST MCDE 1-LOAD SELF TEST REGISTER WITH 4FAFFF0FFF COMPARE THE 8 REGISTER TO AFF8 BRANCH TO MAJOR 27 MINOR 70 ON NO-GO BRANCH TO MAJOR 27 MINOR 89	ROM->CM DR. JCM->INMX

TESTIDECTSION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
27 <b>7</b> 0 2	T92.N	TEST CM* DR -> WD3 REC & EXMW REC, ROM = AFF800D0 & DR EN => O->WD3&EXMW->O->R REG	
27 71		SIGNAL ROUTING:  XTM000* -> QUM046  XTM000(1*-4*) -> QUS00(1-4)  XTM000(5*-8*) -> QUI00(1-4)  LOAD A REGISTER WITH AFF80000  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBEFF0FFF	RDM->CM DR.
		COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND AFFOOL - RESULT IN B & C REGISTER Branch to Major 27 minor 76 on NO-GO Branch to Major 27 minor 83	MASK OFF OTHER REC INPUTS
27 72 27 73 27 74 27 75		SPARE SPARE SPARE SPARE	
27 76 3	T92.NN	TEST FOR CM* DR EN S@O COMPARE THE B REGISTER TO AF8 BRANCH TO MAJOR 27 MINOR 77 ON NO-GO	
4	F92•NNG	CM* DR EN SãO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORSI_DISPLAYLREPLACE_ASSEMBLIES   NO_GOLBLANKLIAIA2A07	! !
27 77 4	T92.NNN	TEST FOR CM* DR EN SãO COMPARE THE B PEGISTER TO AOFOOL BRANCH TO MAJOR 27 MINOR 78 ON NO-GO	
5	F92.NNNG	CM* DR EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN   INDICATORSI_DISPLAYI REPLACE_ASSEMBLIES   NO_GOI BLANKI1A1A2A07	i I
27 78 5	T92.NNNN	TEST FOR CM* DR EN SãO COMPARE THE B REGISTER TO AFFOO1 BRANCH TO MAJOR 27 MINOR 80 ON NO-GO	
6	F92.NNNNG	TOTAL CM* DR EN SãO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN	

TEST   CECTS ION	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMAR(S I
		I_INCICATORS I_DISPLAY IREPLACE_ASSEMBLIESI INO_GOI_BLANKIlala2A(7.21)I	
27 79		SPARE	
27 80 6	F92.NNNNN	SINGLE BIT OF CM* DR SƏ1. SET UP ERROR BIT- DSPL BIT GIVES SIGNAL AFFECTED, XTMOXX* (XX=BIT-20) COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS   OISPLAY   REPLACE ASSEMBLIES	
27 81 27 82		SP AR E SP AR E	
27 83 3	T92.NG	FAULT IN JCM* REC. REPEAT T92 TO SET UP FAULT BIT PATTERN, TEST FOR JCM*	
27 84		LOAD A REGISTER WITH AFF80000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FAFFF0FFF COMPARE THE B PEGISTER TO A BRANCH TO MAJOR 27 MINOR 85 ON NO-GO	ROM->CM DR, JCM->INMX
4	F92.NN3	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS I DISPLAY I REPLACE ASSEMBLIES I	
27 85 4	F92.NNN	SINGLE BIT OF JCM* REC INACTIVE. SET UP ERROR BIT COMPARE THE 8 REGISTER TO AFF8 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		_ INDICATORS	
		ND_GO	
		1NO_GO1_10000000011A1A4A(2.1011	104105
		NO_GO	
		IND GO I 1000000011A1A4A(2.9)  TABLE CONTINUED ON FOLLOWING PAGE	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	IABLE CONTINUED FROM PRECEEDING PAGE	TUM101 TUM100
27 86 27 87 27 88	SPARE SPARE SPARE	
27 89 1 T93 27 90	TEST DATA INPUT TO CM* DR FOR S@1. CM* DR -> JCM*, ROM = A0000000 & DR EN LOAD A REGISTER WITH A0000000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FAFFF0FFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 27 MINOR 92 ON NO-GO BRANCH TO MAJOR 27 MINOR 98	ROM->CM+ DR, JCM+->INMX
27 91	S° ARE	
27 92 2 F93.N	DATA INPUT TO CM* DR S@1- DSPL BIT GIVES SIGNAL AFFECTED XTMOXX  (XX=BIT-20) STOP TAPE, DISPLAY C REGISTER, NO-GD LIGHT ON    INDICATORS	
27 93 27 94 27 95 27 96 27 97	SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE	
27 98 27 99	ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
28 00			INITIALIZE  DEFINE SELF TEST TAPE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  (GTC003*)  ENABLE LOW LEVEL ON GTC001*  BRANCH TO MAJO? 28 MINOR 3	
28 01			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN	
28 02 28 03	1	Т94	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON TEST CM* DR & OTD DR -> WD3 REC & EXMW REC, DR INACTIVE => 1->B REG	
28 04			SIGNAL ROUTING:  XTM000* -> QUM046  XTM000(1*-4*) -> QUS00(1-4)  XTM000(5*-8*) -> QUI00(1-4)  XTD101 -> QUM041  XTD102 -> QUM045  XTD103 -> QUM044  XTD104* -> QUM047  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFF0FFF  COMPARE THE B REGISTER TO AFF003  LOGICALLY 'AND' C REGISTER AND AFF003C8 - RESULT IN B & C REGISTER  BRANCH TO MAJOR 28 MINOR 5 ON NO-GO  BRANCH TO MAJOR 28 MINOR 25	
28 05	2	T94. N	TEST QTD(101-103) DR -> DOWD, DR INACTIVE	
28 06			SIGNAL ROUTING:  XTD101 -> QUD007*  XTD102 -> QUD011*  XTD103 -> QUD010*  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FDF  COMPARE THE 8 REGISTER TO A32  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS  BRANCH TO MAJOR 28 MINOR 12 ON NO-GO	COWD & MDPL -> RIM MASK OFF OTHER REC INPUTS
28 07	3	T94. NG	TEST QTD104* DR -> MTW2 REC, DR INACTIVE	
			SIGNAL ROUTING:  XT0104* -> QUT021  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FEF COMPARE THE B PEGISTER TO A00008  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 28 MINOR 14 ON NO-GO BRANCH TO MAJOR 28 MINOR 16	

TESTICECISION		SELF-TEST PROGRAM	REMARKS
"NO"T" TEAET"	_1NUMBER		. 4
8 08		SPARE -	
8 09		SPARE	
8 10		SPARE	
8 11		SP AR E	
8 12 3	F94.NN	SINGLE BIT OF QTO DR Sal	
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS   DISPLAY   BEPLACE ASSEMBLIES	1
		NO_GO1_20000000011A1A4A19	XTD102
		NO_GO	
		INO_GOI1000000011A1A4A19	I XIOIOI
28 13		SPARE	
28 14 4	F94.NGN	QTD104* DR S@O STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS	(   XTD104*
		190-60	X10104+
28 15		SPARE	
8 16 4	T94. NGG	FAULT IN WD3 REC OR EXMW REC. REPEAT T94 TO SET UP FAULT BIT PATTERN,	
8 17		TESTFOR WO3 REC FN S@O INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF	XPVI <-WMX33A3L3EDW
		COMPARE THE B REGISTER TO AFFOO3	
		LOGICALLY 'AND' C REGISTER AND AFF003C8 - RESULT IN B & C REGISTER COMPARE THE B PEGISTER TO AF	MASK OFF OTHER REC INPUT
		BRANCH TO MAJOR 28 MINOR 18 ON NO-GO	
5	F94.NGGG	WD3 REC EN SãO	
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS   DISPLAY   BEPLACE ASSEMBLIES	•
		NO_GOL_BLANKI1A1A4A19	
6 18 5	TOA NCCH	TECT 500 HD3 B50 500	
.0 10 )	T94.NGSN	TEST FOR WD3 REC EN S@O COMPARE THE B PEGISTER TO AOF	
		BRANCH TO MAJOR 28 MINOR 19 DN NO-GD	
		-	
6	F94.NGGNG	WD3 REC EN Sac	
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

		TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
			IINCICATORSI_DISPLAYIREPLACE_ASSEMBLIES	·
28 19	6	T94.NGGNN	TEST FOR WD3 REC EN SãO COMPARE THE B REGISTER TO AFF BRANCH TO MAJOR 28 MINOR 20 ON NO-GO	
	7	F94.NGGNNG	WD3 REC EN SAO STOP TAPE, CISPLAY C REGISTER, NO-GO LIGHT ON	i
28 20	7	T94. NGG NNN	TEST FOR EXMW REC EN SãO COMPARE THE B REGISTER TO AOOOO3 BRANCH TO MAJOR 28 MINOR 22 ON NO-GO	
	8	F94.NGGNNN >G	TOTAL EXMW REC EN SOO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO	!
28 21			SPARE	
28 22	8	F94.NGGNNN >N	SINGLE BIT FAULT IN WD3 REC OR EXMW REC. SET UP ERROR BIT COMPARE THE B PEGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			NO GO	QUI014   QUI013   QUI012   QUI011   QUS004   QUS003   QUS002   QUS001   QUM047

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	IABLE CONTINUED FROM PRECEEDING PAGE	QUMD 46
	NO_GO	QUM045   QUM044
	(NO_GO	1 QUMO41
28 23	SPARE	
28 24	SPARE	
28 25 1 <b>T</b> 95	CM+ DR & QTD DR -> WD3 REC & EXMW REC, DR ACTIVE	
	SIGNAL ROUTING: xtmooo* -> Qumc46	
	XTM000(1+-4+) -> QUS00(1-4) XTM000(5+-8+) -> QUI00(1-4)	
	XTD101 -> QUM041 XTD102 -> QUM045 XTD103 -> QUM044	
	XTD104 -> QUM047	
28 26	LOAD A REGISTER WITH AFFB INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBEFFOFFF	ROM->CM DR, WD3&EXMW&JEA->INMX
	COMPARE THE B REGISTER TO ACCOCCES LOGICALLY 'AND' C REGISTER AND AFFOO3CB - RESULT IN B & C REGISTER BRANCH TO MAJOR 28 MINOR 27 ON NO-GO BRANCH TO MAJOR 28 MINOR 37	MASK OFF OTHER REC INPUTS
28 27 2 T95.N	QTD(101-103) DR -> DOWD REC, DR ACTIVE	
	STGNAL ROUTING: XTD101 -> QUD007* XTD102 -> QUD011*	
28 28	XTD103 -> QUD010* INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBFFF0FDF COMPARE THE 8 REGISTER TO A	EN QTD, DOWD->RIM
	LOGICALLY 'AND' C REGISTER AND A32 - RESULT IN B & C REGISTER BRANCH TO MAJOR 28 MINOR 31 ON NO-GO	MASK OFF OTHER REC INPUTS
28 29 3 T95.NG	TEST QTD104* DR -> MTW2 REC, DR ACTIVE	
	SIGNAL ROUTING: XTD104* -> QUT021	
	INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBFFFOFEF COMPARE THE B REGISTER TO A	EN QTD, MTW2->RIM
	LOGICALLY 'AND' C REGISTER AND A00008 - RESULT IN B & C REGISTER BRANCH TO MAJOR 28 MINOR 33 ON NO-GO	MASK OFF OTHER REC INPUTS
28 30 4 F95.NGG	SINGLE BIT OF WO3 REC OR EXMW REC AT FAULT. REPEAT 195 TO SET UP ERROR BIT	

· ·	TEST/FAULT	· · · · · · · · · · · · · · · · · · ·	I REMARKS I
		ENABLE VERTICAL PARITY CHECK SERIALLY LOAD THE B REGISTER WITH AFF8 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBEFFOFFF  COMPARE THE B REGISTER TO A00000CB LOGICALLY 'AND' C REGISTER AND AFF003C8 - RESULT IN B & C REGISTER STOP TAPE, DISPLAY C REGISTER, NO-50 LIGHT ON	ROM->CM DR, WD3&EXMW&JEA->INMX MASK OFF OTHER REC INPUTS
		INDICATORS	QUI014 QUI013 QUI012 QUI011 QUS004 QUS003 QUS002 QUS001 QUM047 QUM045 QUM045
28 31 3	F95.NN	SINGLE QTD DR S&O ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	   XTD102   XTD103
28 32		SPARE	
28 33 4	F95.NGN	QTD104* DR S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   100 GO   40001141444(19.201	XTD104*
28 34 28 35 28 36		SP AR E SP AR E SP AR E	
28 37 1	T96	TEST QTD DR -> DOWD REC, DR INACTIVE	
		SIGNAL ROUTING:	

TESTIDECISION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
28 38		XTD101 -> QUD007*  XTD102 -> QUD011*  XTD103 -> QUD010*  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFDF COMPARE THE B REGISTER TO A32 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 28 MINOR 39 ON NO-GO BRANCH TO MAJOR 28 MINOR 45	DOWD & MDPL -> RIM MASK OFF OTHER REC INPUTS
28 39 2 28 40	T96•N	TEST FOR DOWD REC EN SãO COMPARE THE B PEGISTER TO A32 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 28 MINOR 41 ON NO-GO	MASK OFF OTHER REC INPUTS
28 41 3	F96•NN	SINGLE BIT OF DOWD INACTIVE. SET UP ERROR BIT ENABLE VERTICAL PARITY CHECK COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GD LIGHT ON	
		I INDICATORS   DISPLAY   BEPLACE ASSEMBLIES   1	QUD011*
		12A1A3A30   NO GO	QUD010*
			OUD007*
28 42 28 43 28 44		SPARE SPARE SPARE	
28 45 1	<b>197</b>	TEST QTD DR -> DOWD REC. DR ACTIVE	
		SIGNAL ROUTINS:  XTD101 -> QUD007*  XTD102 -> QUD011*  XTD103 -> QUD010*	
28 46		INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBFFF0FDF COMPARE THE B REGISTER TO A	EN QTD, DOWD->RIM
		LOGICALLY 'AND' C REGISTER AND A32 - RESULT IN B & C REGISTER Branch to major 28 minor 47 on NO-GO Branch to major 28 minor 51	MASK OFF OTHER REC INPUTS
28 47 2	F97.N	SINGLE BIT OF DOVD REC ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION	I TEST/FAULT	SELF-1	EST PROGRAM	REMARKS
		INDICATORS   DISPLAY		   DND011*
		NO GO 1000000	00 (2 A 1 A 2 A ( 19, 25 ) (2 A 1 A 3 A 2 9	QUD010*
		NO GO   100000	000 2A1A2A(19,24) 	QUD007*
28 48 28 49 28 50		SPARE SPARE SPARE		
28 51 1	T98	TEST QTD DR -> MTW2 REC, DR ACTIVE	•	
28 52		COMPARE THE B PEGISTER TO A	SELF TEST REGISTER WITH 4FBFFF0FEF 100008 - RESULT IN B & C REGISTER 10-G0	EN QTD, MTW2->914 MASK OFF OTHER REC INPUTS
28 53 2	F98.N	MTW2 BIT 12 ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, F	NO-SO LIGHT ON  REPLACE ASSEMBLIES  DODIZATAZAZZ	l   QUT021 S@1
28 54 28 55 28 56		SP ARE ST ARE SP ARE		
28 57 1	<b>199</b>	TEST DIHR* DR & CFLG* DR & QTD*DR 1->MTW2->1->8 REG	-> MTW2 REC, DR INACTIVE =>	
28 58		SIGNAL ROUTING:  XTD(001-018)* -> QUT(037- GTC012* -> QUP000  XTD104* -> QUT021  LOAD A REGISTER WITH AFFF7800 INITIATE SELF TEST MODE 1-LOAD: COMPARE THE B PEGISTER TO AFFFF6 BRANCH TO MAJOR 28 MINOR 59 ON 6 BRANCH TO MAJOR 28 MINOR 85	SELF TEST REGISTER WITH OFBFFFOFEF E	MTW2->RIM

ITESTIC	CECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
28 <b>59</b> 28 60	2 T99.N	TEST DIHR* DR -> DOWD REC, DR INACTIVE LOAD A REGISTER WITH A0000000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFDF COMPARE THE B REGISTER TO A0018 LOGICALLY "AND" C REGISTER AND A0138 - RESULT IN B & C REGISTER BRANCH TO MAJOR 28 MINOR 67 ON NO-GO	DOWD & MOPL -> RIM MASK OFF OTHER REC INPUTS
		TEST DIHR* OR -> JEA*, DR INACTIVE  SIGNAL ROUTING:  XTD(001-009,018,011)* -> QUA(040~031)*  LOAD A REGISTER WITH A0000000  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF  COMPARE THE B REGISTER TO A  LOGICALLY 'AND' C REGISTER AND ADOFFC - RESULT IN B & C REGISTER	JEA->RIM MASK OFF OTHER REC
28 61		BRANCH TO MAJOR 28 MINOR 67 ON NO-GO SPARE	
28 62	4 199.NGG	TEST CFLG* DR -> MTW1 REC, DR INACTIVE	
		SIGNAL ROUTING:  GTC012* -> QUT011  INITIATE SELF TEST MGDE 1-LOAD SELF TEST REGISTER WITH GF9FFF0FFF COMPARE THE B PEGISTER TO A002  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 28 MINOR 76 ON NO-GO	MTW1->INMX MASK OFF OTHER REC INPUTS
28 63	5 T99.NGGG	TEST FOR EN TO.DIHR SINGLE BIT OR PAIR.S@1 LOAD A REGISTER WITH AFFF7800 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FDF COMPARE THE B REGISTER TO A0018 LOGICALLY 'AND' C REGISTER AND A0178 - RESULT IN B & C REGISTER BRANCH TO MAJOP 28 MINOR 79 ON NO-GO LOAD A REGISTER WITH AFFF78 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFF0FFF COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A00FFC - RESULT IN B & C REGISTER	DOWD & MOPL -> RIM  MASK OFF OTHER REC INPUTS  JEA->RIM  MASK OFF OTHER REC
28 64	6 F99.NGGGG	BRANCH TO MAJOR 28 MINOR 79 ON NO-SO  FAULT IN MTW2 REC. REPEAT T99 TO SET UP FAULT BIT PATTERN ENABLE VERTICAL PARITY CHECK LOAD A REGISTER WITH A0000000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FEF COMPARE THE 8 REGISTER TO AFFFFE STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT ON	MTW2->RIM

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I OFMANUS I
11531105013104   153171 AOE 1	JELF-IESI PRUGRAM	I REMARKS 1
I NO I IEVEL I NUMBER I		
NO.1 LEVEL 1 NUMBER 1		i i

	AÉO51A SƏO OR AAEO51B SƏO OR FYR551‡ SƏ1 UTO37 UTO36 UTO35 UTO34 UTO33
NO GO	OR FYR551* SƏ1 UT037 UT036 UT035 UT034
NO GO	OR FYR551* SƏ1 UT037 UT036 UT035 UT034
	OR FYR551* SƏ1 UT037 UT036 UT035 UT034
NO_GO	UT037 UT036 UT035 UT034
NO_GO	UT036 UT035 UT034
NO_GO	UT035 UT034
NO GO 1 10000000012A1A2A#5 0	UT034
	CCV10
	UT032
IND GD 100000012A1A2A24   QU	UT031
	UT030
	UT029
	UT028
NO_GO	
	UT026 UT025
	UT024
	UT023
	UT022
	UTO21
	UC 030
INO_GDI	UB000
SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SPARE  SP	TW2->RIM
SINGLE BIT OF DIHR* DR, SCU SECTION, S@O ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   NO-	
S 70 SPARE	
71 4 T99.NNG SINGLE BIT OF LCU SECTION OF DIMR* DR SWO, CHECK BITS 25-28 10 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 10 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 10 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 10 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 10 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 10 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 10 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 10 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 11 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 12 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 13 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 14 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 15 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 16 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 16 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 17 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 17 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS 25-28 18 CONTROL OF DIMR* DR SWO, CHECK BITS	ITW2->RÍM

	ECISION LEVEL	J TEST/FAULT	SELF-TEST PROGRAM	REMARKS
			COMPARE THE B REGISTER TO AFFFFE LOGICALLY 'AND' C REGISTER AND AF - RESULT IN B & C REGISTER BRANCH TO MAJOR 28 MINOR 73 ON NO-GO	
	5	F99. NNGG	SINGLE BIT OF DIHR* DR XTD(006-009,011,018)* S@O ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO	
28 73	5	F99. NNGN	SINGLE BIT OF DIHR* DR XTD(001-004)* S20 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GD   I XX0000000011A1A2A(17.23)	
28 74 28 75			SPARE SPARE	
28 76	5	F99.NGGN	CFLG* DR GTC012* ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, ND-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
28 77 28 78			SPARE SPARE	
28 79 28 80	6	T99.NGGGN	ISOLATE FAULT IN EN DIHR BETWEEN LCU & SCU LOAD A REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFEF COMPARE THE B REGISTER TO AFFFFE LOGICALLY 'AND' C REGISTER AND ACCOT - RESULT IN B & C REGISTER BRANCH TO MAJOR 28 MINOR 81 ON NO-GO	MTW2->RIM
	7	F99.NGGGNG	FAULT IN EN DIHR, LCU SECTION, SINGLE OR PAIR EN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	ISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I <u>ND.L</u>	SEVEL L NUMBER	I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	<del>                                      </del>
28 81	7 F99•NGGGNN	FAULT IN EN DIHR, SCU SECTION, SINGLE OR PAIR EN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I XXX000012A1A2A07	
28 82 28 83 28 84		SPARE SPARE SPARE	•
28 85 28 86	1 <b>T</b> 100	TEST DIHR* DR -> MTW2 REC, DR ACTIVE LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AFFF78	
	2 F100•1	FAULT LOC WITHIN TEST T100, NOT A PROGRAMMED STOP- CAN NOT RESET KRD031	
		I INDICATORS 1 DISPLAY 1 REPLACE ASSEMBLIES 1EST SET FAULT 1 1990012A1A2A17.26)	1
		INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFEF COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND AFFFF4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 28 MINOR 87 ON NO-GO BRANCH TO MAJOR 28 MINOR 98	MTW2->RIM
28 87° 28 88	2 T1 00•2	TEST DIHR* DR -> DOWD REC. DR ACTIVE LOAD DISCRETE .NPUT WORD (EIP/EOP CODE) WITH AFFF78 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FDF COMPARE THE B REGISTER TO A016 LOGICALLY 'AND' C REGISTER AND A0138 - RESULT IN B & C REGISTER BRANCH TO MAJOR 28 MINOR 89 ON NO-GO	DOWD & MDPL -> RIM MASK OFF OTHER REC INPUTS
		TEST DIHR* DR -> JEA*, DR ACTIVE INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF COMPARE THE B REGISTER TO AOOFFC LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 28 MINOR 89 ON NO-GO	
	3 F100.2.G	SINGLE BIT OF MTW2 REC S@1. REPEAT TIOO TO SET UP ERROR BIT ENABLE VERTICAL PARITY CHECK INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFEF COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND AFFFF4 - RESULT IN B & C REGISTER	MTW2->REM

TESTIDECISION		SELF-TEST PROGRAM	REMARKS
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		STUP TAPE, DISPLAT C REGISTER, NU-GO CIGHT UN	
		I_INDICATORS1_DISPLAY1REPLACE_ASSEMBLIES	l
		NG GO   10000000012A1A2A25	1 QUT037
		NO GO 1 4000000012A1A2A25	1 QUT036
		IND GD 2000000012A1A2A25 IND GD I 1000000012A1A2A25	QUT035   QUT034
		INO GO L 400000012A1A2A24	1 QUT034
		NO GO 1 200000012A1A2A24	I QUT032
		NO GO I 1000000012A1A2A24	I QUTO31
		INO GO 1 400000012A1A2A24	I QUTO30
		IND_GO 1 200000012A1A2A24	QUT029
		I NO GO 1 10000001 2A1A2A24	QUT028
		NO 0 1 40000012A1A2A23	1 QUT027
		NO GO 1 20000012A1A2A23	1 QUT026
		NO GO 1 10000012A1A2A23	1 QUT025
		INO_GO	1 QUT024 1 QUT023
		NO GO 1 1000012A1A2A23	I QUTO22
		NO GO 1 400012A1A2A22	QUT021
		NO GO I 200012A1A2A22	QUC030
		INO GO 1 100012A1A2A22	1 908000
4	T100.2.NG	BRANCH TO MAJOR 28 MINOR 91 ON NO-GO  EN OF LCU SECTION OF DIHR SãO ENABLE VERTICAL PARITY CHECK	
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES INO GO	! !
28 91 4	T100-2-NN	TEST FOR ALL BITS OF DIHR* DR INACTIVE COMPARE THE B REGISTER TO AFFFFE BRANCH TO MAJOR 28 MINOR 95 ON NO-GO	
8 92 5	T100.2.NNG	TEST FOR LDSI -> CLEAR A REG SERIALLY LOAD THE B REGISTER WITH FFFF7800 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AFFF78 COMPARE THE B REGISTER TO THE A REGISTER BRANCH TO MAJOR 28 MINOR 93 ON NO-GO	
6	F100.2.NNG >G	TOTAL EN OF DIHR SãO	

TESTICECISION	TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
		ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO   BLANK   12A1A2A26   I	
28 93 6	F100.2.NNG >N	FAULT IN LDSI IBT OR FF OR INPUT TO*CL A REG *1* ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I_INDICATORSI_DISPLAYI REPLACE ASSEMBLIES	
		NO GO	
28 <b>9</b> 4		SPARE	
28 95 5	T100.2.NNN	SINGLE BIT OF DIHR* DR SƏ1, ISOLATE BETWEEN LCU & SCU COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND AFF284 - RESULT IN B & C REGISTER BRANCH TO MAJOR 28 MINOR 96 ON NO-GO	
6	F100.2.NNN >G	SINGLE BIT OF SCU SECTION OF DIHR* DR SƏ1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  IINDICATORSI_DISPLAYIREPLACE_ASSEMBLIESI IND_GOIBLANKIZA1AZAI7.26}I	
28 96 6	T100.2.NNN >N	CHECK XTD(001-004)* FOR S@1 LOGICALLY 'ANO' C REGISTER AND AF - RESULT IN B & C REGISTER BRANCH TO MAJOR 28 MINOR 97 ON NO-GO	
7	F100.2.NNN >NG	SINGLE BIT OF DIHR* DR S&1, XTD(005-009,011,018)* ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDI	ECISION LEYEL	I TEST/FAULT	SELF-TEST PROGRAM
28 97	7	F100-2-NNN >NN	I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO_GO   BLANK   11A1A2A(18.23)   SINGLE BIT OF XTO(001-004)* SƏ1   ENABLE VERTICAL PARITY CHECK   STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO_GO   J XX000000000011A1A2A(17.23)   NO_GO   J XX000000000011A1A2A(17.23)
28 <b>9</b> 8 28 <b>9</b> 9			ENABLE VERTICAL PARITY CHECK  END OF MAJOR TEST

REMARKS

		TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
29 00	2	F30-4 F154-1	FAULT IN 4SB OF MABC OR BBC738* INPUT TO MBC061 S@1  INDICATORS I DISPLAY I REPLACE ASSEMBLIES  IEST SET FAULT 121000000000011A1A14(21.22)	
			PUNCH TAPE LEADER 12 INCHES LONG	
			INITIALIZE DEFINE SELF TEST TAPE SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*) ENABLE LOW LEVEL ON GTC001* BRANCH TO MAJOR 29 MINOR 3	
29 01			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
29 02	2	F31.3	CBC436* S@1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   LIALALA(21.23)	
29 03 29 04	1	T1 01	TEST DATA INPUT TO DIHR FOR SƏ1, ROM=A0000000->DIHR* DR->MTW2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FEF COMPARE THE B REGISTER TO AFFFFE BRANCH TO MAJOR 29 MINOR 5 ON NO-GO BRANCH TO MAJOR 29 MINOR 8	MTW2->RIM
29 05 29 06	2	T101.N	ISOLATE FAULT IN DATA INPUT TO DIHR BETWEEN LCU & SCU LOGICALLY 'AND' C REGISTER AND AOOD7 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 7 ON NO-GO	
	3	F1 01 • NG	DATA INPUT TO LCU SECTION OF DIHR S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION		SELF-TEST PROGRAM	REMARKS
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
29 07 3	F101.NN	CATA INPUT TO SCU SECTION OF DIHR Sal ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GD I XX0000012A1A2A07	
29 08 1	T102	TEST CFLG* DR -> MTW2, DR ACTIVE	
29 09		SIGNAL ROUTING: GTC012* -> QUB000  SET THE SERIAL INPUT DATA FLAG (GTC012*) INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FEF COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A00002 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 10 ON NO-GO BRANCH TO MAJOR 29 MINOR 13	MTW2->RIM MASK OFF OTHER REC INPUTS
29 10	T102•N	TEST GTC012* -> MTW1 (QUT011) INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFF0FFF COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A002 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 12 ON NO-GO	MTW1->INMX
3	F102.NG	QUBOOO OF MTW2 REC IS S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY REPLACE ASSEMBLIES     NO_GO   BLANK   124142422	<b>\</b>
29 12 3	F102.NN	FAULT IN SSID IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   1 40000012010201201201201201201201201	<b>!</b>
29 13 1 29 14	τ103	TEST RESET OF GTC012* WITH RSID RESET THE SERIAL INPUT DATA FLAG (GTC012*) INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FEF COMPARE THE B REGISTER TO A00002 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS	MTW2->RIM

TESTIDECISION   TE	EST/FAULT   Number i	SELF-TEST PROGRAM	REMARKS
		BRANCH TO MAJOR 29 MINOR 15 ON NO-GO Branch to Major 29 Minor 16	
29 15 2 F10	03.N	RSID CAN NOT RESET GTC012* TO 1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
29 16 1 T10 29 17	04	TEST DIHR* DR -> DOWD. DR INACTIVE LOAD A REGISTER WITH AFFFFF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFDF COMPARE THE B REGISTER TO A0018 LOGICALLY "AND" C REGISTER AND ACD88F - RESULT IN 8 & C REGISTER BRANCH TO MAJOR 29 MINOR 18 ON NO-GO BRANCH TO MAJOR 29 MINOR 23	DOWD & MDPL -> RIM TEST ONLY XTD->QUD&IOD
29 18 2 T10 29 19	04 • N	TEST FOR FAULT IN 28V->LEVEL CONVERTERS FROM WIDO13 COMPARE THE B REGISTER TO ACCBOF BRANCH TO MAJOR 29 MINOR 20 ON NO-GO	
3 F10	04 • NG	28V SWITCH WTD013 ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK	
29 20 3 F10	04. NN	SINGLE BIT FAULT IN DOWD REC, IODXXX ACTIVE OR QUDOO(1,2) INACTIVE. SET UPERROR BIT COMPARE THE B REGISTER TO A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS	100121
		NO GO	100021
		NO GO	I 0D009
		IND GD   2000000 2A1A2A(19,24)	100008
		TABLE CONTINUED ON FOLLOWING PAGE	•

TESTIDECISION			SELF-TEST PROGRAM	REMARKS
			TABLE CONTINUED FROM PRECEEDING PAGE	
		INO_GO	1 40000012A1A2A(19.24)	1 100006
		IND GO	2000000 2A1A2A(19,24)	1 100005
		1.10 00	120103026	_1
		NO GO	100000012A1A2A(19.24)	1 100004
		NO GO	1 40000012A1A2A(19.23)	_  100003
		INO_GO	20000012A1A2A23	_  QUD002
		1 <u>NO_GO</u>	110000012A1A2A23	_  QU0001
		INO GO	4000 2 A1 A2 A22	QUM904
		<u> </u>		
		INO GO	2000 2A1A2A22 	QUM903
		NO GO	1 1000  2A1A2A22	
		INO GO	1 1000 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 404702
		NO GO	400 2A1A2A22	-   QUM901
		1	128183830	_
		*-		
29 21		SPARE		
29 22		SPARE		
29 23 1	T105	TEST DIHR* DR -> DOWD	REC . DR ACTIVE	
29 24	, 205		WORD (EIP/EOP CODE) WITH AFFFF8	
			MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFDF	DOWD & MOPL -> RIM
		COMPARE THE B REGIS	TER TO ACDEOF	
		LOGICALLY 'AND' C R	EGISTER AND ACDB8F - RESULT IN B & C REGISTER	TEST ONLY XTD->QUD&IOD
		BRANCH TO MAJOR 29		
		BRANCH TO MAJOR 29	MINOR 31	
29 25 2	T105.N	TEST FOR INACTIVE 28V	SUITCH	
29 26	1102• N		WORD (EIP/EOP CODE) WITH AFFFF8	
19 20		COMPARE THE B REGIS		
				TEST ONLY XTD->QUD&IOD
		BRANCH TO MAJOR 29		
		<del>-</del> -		
3	F105.NG	28V SWITCH WTD013 INA		
		ENABLE VERTICAL PAR		
		STOP TAPE, DISPLAY	C REGISTER, NO-GO LIGHT ON	
		I INDICATORS	I DISPLAY I REPLACE ASSEMBLIES	-
		INO GO	I BLANK 12 A1 A2 A07	
		1	1 124143426	i
		į.	I OR	į
		1	I POWER SUPPLY (PARA 3-21)	1
20 27 2	C105 1111	CTUCLE OFF CAME AND	OUD DEC. FORMUL PRIORING OF SUSSESSES OF ASSESSES	
29 27 3	F105.NN		OWD REC, IODXXX INACTIVE OR QUDOO(1,2) ACTIVE. SET	
		UP ERROR BIT ENABLE VERTICAL PAR	ITY CHECK	
			MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFDF	DOWD&MDPL->RIM
		COMPARE THE B REGIS		DOMOGRAFIE ZNIH
		John Arte The B Red I	THE THE PROPERTY	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMAR	K C
		, NEMAKI	, i
NO.1 LEVEL 1 NUMBER 1		1	

LOGICALLY 'AND' C REGISTER AND ACDB8F - RESULT IN B & C REGISTER STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON

IINDICATORS	I DISPLAY I REPLACE ASSEMBLIES	1
IND GO	1000000000 2A1A2A(19,25)	1 100121
I	112A1A3A26	i
INO GO	400000000 2A1A2A(19,25)	1 10D021
I	12 A1 A3 A26	i
NO 60	4000000 2A1A2A(19,24)	1 100009
I	12A1A3A26	i
INO GO	20000000[2A1A2A(19,24)	10D008
l	12A1A3A26	1
NO_GO	1 400000012A1A2A(19,24)	I I I I I I I I I I I I I I I I I
ING GO	2000000 2A1A2A(19,24)	1 100005
1		1
INO GO	1 100000012A1A2A(19.24)	I ODO04
IND_GO	1 40000012A1A2A(19.23)	IOD003
INO_GO	20000012A1A2A23	QUD002
INO_GO	1 10000012A1A2A23	QUD001
INO GO	4000 2A1A2A22	QUM904
1	12A1A3A29	1
INO GO	1 2000  2A1A2A22	QUM903
	_112 A1 A3 A29	1
INO GO	1000 2A1A2A22	1 QUM902
I		1
NO 60	400 2A1A2A22	QUM901
l	_112A1A3A30	1

29 28 29 29 29 30			SPARE SPARE SPARE	
29 31 29 32		T1 06	TEST DIHR* DR -> JEA*, DR ACTIVE INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF COMPARE THE B REGISTER TO AOOFFC LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 29 MINOR 33 ON NO-GO BRANCH TO MAJOR 29 MINOR 39	JEA->RIM MASK OFF OTHER REC
29 33 29 34	2	T1 06 • N	TEST FOR JEA* REC EN SãO COMPARE THE B REGISTER TO AOOFFC BRANCH TO MAJOR 29 MINOR 35 ON NO-GO	
	<sup>3</sup> .	F106.NG	JEA* REC EN SãO ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST DECISION	1 TEST/FAULT	SELF-TEST PROGRAM	R EMARKS
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
29 35 3	F106.NN	SINGLE BIT OF JEA* REC INACTIVE, SET UP ERROR BIT ENABLE VERTICAL PARITY CHECK COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		NO_GO1 1000011A1A4A(5.8)1	IUA140 IUA139 IUA138 IUA137 IUA136 IUA135 IUA134 IUA133 IUA133
29 36 29 37 29 38		SPARE SPARE SPARE	
29 39 1 29 40	Ť107	TEST DIHR* DR -> JEA*, DR INACTIVE LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00000 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFF COMPARE THE B PEGISTER TO A LOGICALLY 'AND' C REGISTER AND A00FFC - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 41 ON NO-GO BRANCH TO MAJOR 29 MINOR 44	JEA->RIM
29 41 2	F107.N	ND_GO 110000011 A1 A4 A07	IUA140 IUA139 IUA138 IUA137 IUA136 IUA135

TESTIDECISIO	N   TEST/FAULT <b>i</b> NUMBER	SELF-TEST PROGRAM	I REMARKS
		TABLE CONTINUED FROM PRECEEDING PAGE  INO_GO	-   IUA134 -   IUA133 -   IUA132 -   IUA131
9 42 9 43		SPARE Spare	
9 44 1 9 45	T108	CFLG* DR -> MTW1 REC, DR INACTIVE RESET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST CIU CLOCK MODE (GTC003*) LOAD A REGISTER WITH AF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OF9FFF0FFF COMPARE THE B REGISTER TO AFFFFF2 SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*) BRANCH TO MAJOR 29 MINOR 46 ON NO-GO BRANCH TO MAJOR 29 MINOR 56	MTW1->INMX
9 46 2	T108.N	TEST FOR MTW1 REC EN SOO COMPARE THE B REGISTER TO AO3FFF2 BRANCH TO MAJOR 29 MINOR 47 ON NO-GO	
3	F108.NG	MTW1 REC EN S00 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I	
9 47 3	T108.NN	TEST FOR MTW1 REC EN S00 COMPARE THE B REGISTER TO AFCOFF BRANCH TO MAJOR 29 MINOR 48 ON NO-GO	
4	F1 08• NNG	MTW1 REC EN S@O ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   BLANK   11A1A4A2O	- - -
9 48 4	T108.NNN	TEST FOR MTW1 REC EN S00 COMPARE THE B REGISTER TO AFFF002 BRANCH TO MAJOR 29 MINOR 49 ON NO-GO	

		TEST/FAULT	SELF-TEST PROGRAM
I_NO_I	5 5	F108.NNNG	MTW1 REC EN SOO ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I BLANK I1A1A4A2O
29 49	5	T108.NNNN	TEST FOR CFLG* DR EN S01 COMPARE THE 8 REGISTER TO A1FFFF2 BRANCH TO MAJOR 29 MINOR 50 ON NO-GO
	6	F108.NNNNG	ITW151 SQU ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIESI IND GOI_BLANKI_A1A2A16a_171
29 50	6	T108.NNNNN	TEST FOR CFLG* OR EN S&1 COMPARE THE B REGISTER TO A1FFBF2 BRANCH TO MAJOR 29 MINOR 51 ON NO-GO
	7	F108.NNNNN >G	KMVOII* S@O ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK   114143406
29 51	7	T108. NNNNN >N	TEST FOR CFLG* DR EN SØ1 COMPARE THE B REGISTER TO AFFFFC2 BRANCH TO MAJOR 29 MINOR 52 ON NO-GO
	8	F108.NNNNN >NG	CTW114* S@O ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON

REMARKS

TESTI DECISION		I SELF-TEST PROGRAM	REMARKS
_NO_1LEVEL_	_LNUMBER		
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
9 52 8	T1 08• NNNNN >NN	CHECK FOR FAULT IN GTCO21*->QUTO16 COMPARE THE B REGISTER TO AFFFEF2 BRANCH TO MAJOR 29 MINOR 53 ON NO-GO	
9	F108.NNNNN >NNG	ENABLE VERTICAL PARITY CHECK  FAULT IN GTC021*->QUT016. TEST FOR ACTIVE CMA145  SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1F1F0FFF SINGLE READ MEMORY MODE-READ MB LINES-ADDRESS O COMPARE THE B REGISTER TO A04 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	MTW1->INMX->BREG ON BMA165*
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   1A1A2A(9, 10, 11, 16)	CMA145 NOT AT FAULT  CMA145 NOT AT FAULT  CMA145 ACTIVE
29 53 9	F1 08. NNNNN >NNN	SINGLE BIT OF CFLG* DR ACTIVE OR MTW1 REC INACTIVE. SET UP ERROR BIT ENABLE VERTICAL PARITY CHECK COMPARE THE B REGISTER TO AFFFFF2 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS	   GTA000* OR QUT001 Sa0
		NO GO	GTE000* OR QUT002 Sa0 

INDICATORS	I DISPLAY I	REPLACE ASSEMBLIES				
NO GO	1 10000000001	1 A1 A2 A (12,13)	GTA000*	OR	QUT001	250
	_11	1&1&4&11	1			
NO GO		1 A1 A2 A (12,13)	GTE000*	OR :	<b>200TU</b>	Sao
		18184811				
NO GO	2000000001	1A1A2A(12,13)	+000TE	OR	<b>QUT003</b>	Sao
	_11	1414410				
NO_GO	1_1400000001	1A1A3A01	KMA051*	290		
NO GO	1 1000000001	1A1A2A(12,13,19)	GTP000*	OR	<b>QUT004</b>	S 20
		1A1A4A10	l			
INO GO	1 400000001	1 A1 A2 A (13,15,19)	GTM010*	OR	<b>QUT005</b>	290
	_11	1A1A4A10	ļ			
NO GO	200000001	1 A1 A2 A(10,11,13)	GTB000*	DR	<b>QUTOO6</b>	Sao
<u></u>		1A1A4A09				
	TARLE CONTINU	ED ON FOLLOWING DAGE				

TEST  DECISION   TEST/F		SELF-TEST PROGRAM	REMARKS
·-uselbibb-,iyunu	<u> </u>	TABLE CONTINUED FROM PRECEDING PAGE	1
	NO GO	1 10000000 1A1A2A(9,10,16)	GTC002* DR QUT007 Sa0
	NO GO		GTC003* OR QUT008 Sao
	IINO GO	1 2000000   1 A1 A4 A08	   GTC010* OR QUT009 S@0
	  NO_GO	1 1000001PROCEED PER PARAGRAPH 3-12D	   GTC011* ACTIVE OR QUT010 Sao
	I NO_GO	1 40000011A1A4A08	QUT011 Sa0
	INO GO	20000011A1A3A(2+9) 	GTC013* OR QUT012 Sa0
	NO GO	100000 1A1A2A(6,11,12,16) 	GTC014* OR QUT013 Sa0
	NO GO	40000 1A1A2A(11,14,16)	GTC020* OR QUT014 590
	NO GO	1 11A1A4A07 1 4000[1A1A2A(10,11,17)	!   GTC022* OR QUT017 Sa0
	}	[	
	NO GO	2000 1A1A3A02	GTW001* OR QUT018 Sao
	NO GO	1 11A1A4A04 1 1000[1A1A2A(10,14)	!   XTW135* OR QUT019 S@0
		1 A1 A4 A04 	
	ļ		
	NO GO	400 1A1A2A(10,14) 	XTW136* OR QUT020 \$20
	<b>!</b>	(	!
	\ <del></del>		
29 54	SPARE		
29 55	SPARE		
29 56 1 T109	TEST OLD DR -> EXMW RE	EC, ROM = A0000000 & DR INACTIVE	
	SIGNAL ROUTING: XTQ021 -> QUM	1043	
	XTQ022 -> QUM XTQ023 -> QUM		
29 57	LOAD A REGISTER WITH	1 AO	
	RESET INHIBIT INCREM (GTC003+)	MENT CP FLAG & ENABLE SELF TEST CIU CLOCK MODE	
		MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFF	XMMI<-WMX33A3L3EDW
	COMPARE THE B REGIST LOGICALLY "AND" C RE	EGISTER AND A0000034 - RESULT IN B & C REGISTER	
	BRANCH TO MAJOR 29 N Branch to Major 29 N		
29 58 2 T109•N	TEST FOR QJD DR EN Sal		
29 59	COMPARE THE B REGIST Branch to major 29 M		

TESTIDECTSTON	N   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
3	F109.NG	QJD DR EN SƏ1 SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*) ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND-GO   LIGHT ON   REPLACE ASSEMBLIES   IND-GO   REPLACE ASSEMBLIES   IND-G	.1
29 60 3	F109.NN	SINGLE BIT OF XTQ -> QUM S@1. SET UP ERROR BIT ENABLE VERTICAL PARITY CHECK SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*) COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   40 1A1A4A02	XTQ021 OR QUM043
			.    XTQ022 OR QUM042
			.    XTQ023 DR QUM040 .
29 61		SPARE	
29 62 1 29 63	T110	TEST FOR QJD HOLDING REG EN SØ1 LOAD A REGISTER WITH AF INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF COMPARE THE B REGISTER TO A LOGICALLY "AND" C REGISTER #ND A0000034 - RESULT IN B & C REGISTER SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*) BRANCH TO MAJOR 29 MINOR 64 ON NO-GO BRANCH TO MAJOR 29 MINOR 68	WD3& JEA&EXMW-> INMX
29 64 2	F110•N	FAULT IN QJD HOLDING REG DATA DEPENDENT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
29 65 29 66 29 67		SPARE SPARE SPARE	
29 68 1	т111	TEST QJD DR'-> EXMW REC, DR ACTIVE	

TEST  CECISI	ON   TEST/FAULT L_L_NUMBER	SELF-TEST PROGRAM	REMARKS
9 69		SIGNAL ROUTING:  XTQ021 -> QUM043  XTQ022 -> QUM042  XTQ023 -> QUM040  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFF8FFF COMPARE THE B REGISTER TO A0000034  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 29 MINOR 70 ON NO-GO BRANCH TO MAJOR 29 MINOR 76	1->QJD, EXMW->INMX
9 70 2 9 71	T111.N	TEST FOR QJD DR EN SØO COMPARE THE B REGISTER TO A0000034 BRANCH TO MAJOR 29 MINOR 72 ON NO-GO	
3	F111.NG	QJD DR EN S@O ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I_INDICATORS	 
9723	F111.NN	SINGLE BIT OF XTQ -> QUM S@O. SET UP ERROR BIT ENABLE VERTICAL PARITY CHECK COMPARE THE B REGISTER TO A STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  LINDICATORS I DISPLAY L REPLACE ASSEMBLIES	l
		NO GO	XTQ021 OR QUM043 
9 73 9 74 9 75		SPARE SPARE SPARE	
	***********	**************************************	********** * * *
9 76 1	T112	TEST FOR SHORT IN WD1* -> PJB LOAD A REGISTER WITH A8888888 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 8FBFFF0FF7	ROM->WD1, PJB->RIM

TESTIDECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		COMPARE THE B REGISTER TO A7777777 BRANCH TO MAJOR 29 HINOR 87 ON NO-GO	
		LOAD A REGISTER WITH A4444444 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 8FBFFFOFF7 COMPARE THE B REGISTER TO ABBBBBBB BRANCH TO MAJOR 29 MINOR 87 ON NO-GO	ROM->WD1, PJ8->RIM
		LOAD A REGISTER WITH A2222222 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 8FBFFF0FF7 COMPARE THE 8 REGISTER TO ADDDDDDD BRANCH TO MAJOR 29 MINOR 87 ON NO-GO	ROM->WD1, PJB->RIM
		LOAD A REGISTER WITH A1111111 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 8FBFFFOFF7 COMPARE THE B REGISTER TO AEEEEEEEE BRANCH TO MAJOR 29 MINOR 87 ON NO-GO	ROM->WD1, PJ8->RIM
		LOAD A REGISTER WITH A5A5A5A5 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 8FBFFF0FF7 COMPARE THE B REGISTER TO AA5A5A5A BRANCH TO MAJOR 29 MINOR 87 ON NO-GO	ROM->WD1, PJB->RIM
		LOAD A REGISTER WITH AFFOOFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 8F8FFFOFF7 COMPARE THE 8 REGISTER TO AOOFFOOF BRANCH TO MAJOR 29 MINOR 87 ON NO-GO	ROM->WD1. PJB->RIM
		LOAD A REGISTER WITH AOOFFFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 8FBFFF0FF7 COMPARE THE B REGISTER TO AFFO000F BRANCH TO MAJOR 29 MINOR 87 ON NO-GO	ROM->WD1, PJB->RIM
29 77 1	T113	TEST FOR SHORT IN WDI* -> NAD* LOAD A REGISTER WITH A8888888 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 87BFFF0FFF COMPARE THE 8 REGISTER TO A8888888 BRANCH TO MAJOR 29 MINOR 88 ON NO-GO	ROM->WD1, NAD->INMX
		LOAD A REGISTER WITH A4444444 Initiate self test mode 1-load self test register with 87BFFF0FFF Compare the 8 register to A4444444 Branch to major 29 minor 88 on No-Go	ROM->WD1. NAD->INMX
		LOAD A REGISTER WITH A2222222 Initiate self test mode 1-load self test register with 878fffofff Compare the B register to A2222222 Branch to major 29 minor 88 on No-Go	ROM->WD1. NAD->INMX
		LOAD A REGISTER WITH Allilli INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 878FFF0FFF COMPARE THE B REGISTER TO Allillil BRANCH TO MAJOP MINOR 88 ON NO-GO	ROM>WDI, NAD->INMX

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I HUAL LEXEL L. HWODES	LOAD A REGISTER WITH A5A5A5A5 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 87BFFFOFFF COMPARE THE B REGISTER TO A5A5A5A5 BRANCH TO MAJOR 29 MINOR 88 ON NO-GO	ROM->WD1, NAD->INMX
	LOAD A REGISTER WITH AFFOOFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 87BFFFOFFF COMPARE THE B REGISTER TO AFFOOFFO BRANCH TO MAJOR 29 MINOR 88 ON NO-GO	ROM->WD1, NAD->INMX
	LOAD A REGISTER WITH AOOFFFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 878FFFOFFF COMPARE THE B REGISTER TO AOOFFFFO BRANCH TO MAJOR 29 MINOR 88 ON NO-GO	ROM->WD1+ NAD->INMX
29 78 1 T114	TEST FOR SHORT IN MB -> JEB LOAD A REGISTER WITH A8888888 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 28BFFF0FFF COMPARE THE B REGISTER TO A8888888 BRANCH TO MAJOR 29 MINOR 89 ON NO-GO	ROM->MB, JEB->INMX
	LOAD A REGISTER WITH A4444444 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 2BBFFFOFFF COMPARE THE B REGISTER TO A4444444 BRANCH TO MAJOR 29 MINOR 89 ON NO-GO	ROM->MB, JEB->INMX
	LOAD A REGISTER WITH A2222222 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 288FFFOFFF COMPARE THE 8 REGISTER TO A2222222 BRANCH TO MAJOR 29 MINOR 89 ON NO-GO	ROM->MB, JEB->INMX
	LOAD A REGISTER WITH Alllllll Initiate self test mode 1-load self test register with 200fffofff Compare the B register to allllll Branch to major 29 minor 89 on NO-GO	RMMIC-BBL , BMC-MOR
	LOAD A REGISTER WITH A5A5A5A5 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 2BBFFFOFFF COMPARE THE B REGISTER TO A5A5A5A5 BRANCH TO MAJOR 29 MINOR 89 ON NO-GO	ROM->MB, JEB->INMX
	LOAD A REGISTER WITH AFFOOFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 28BFFFOFFF COMPARE THE 8 REGISTER TO AFFOOFFO BRANCH TO MAJOR 29 MINOR 89 ON NO-GO	ROM->MB, JEB->INMX
	LOAD A REGISTER WITH AOOFFFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 2BBFFFOFFF COMPARE THE B REGISTER TO AOOFFFFO BRANCH TO MAJOR 29 MINOR 89 ON NO-GO	ROM->MB, JEB->INMX
29 79 1 7115	TEST FOR SHORT IN XMB* -> FMB	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
	LOAD A REGISTER WITH A8888888 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBBFFOFFF COMPARE THE B REGISTER TO A7777777 BRANCH TO MAJOR 29 MINOR 90 ON NO-GO	ROM->XMB, FMB->INMX
	LOAD A REGISTER WITH A4444444 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBBFFOFFF COMPARE THE B REGISTER TO ABBBBBBB BRANCH TO MAJOR 29 MINOR 90 ON NO-GO	ROM->XMB, FMB->INMX
	LOAD A REGISTER WITH A2222222 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBBFFOFFF COMPARE THE B REGISTER TO ADDDDDDD BRANCH TO MAJOR 29 MINOR 90 ON NO-GO	ROM->XMB, FMB->INMX
	LOAD A REGISTER WITH A111111 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBBFFOFFF COMPARE THE B REGISTER TO AEEEEEEE BRANCH TO MAJOR 29 MINOR 90 ON NO-GO	ROM->XMB, FMB->INMX
	LOAD A REGISTER WITH A5A5A5A5 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBBFFOFFF COMPARE THE B REGISTER TO AA5A5A5A BRANCH TO MAJOR 29 MINOR 90 ON NO-GO	ROM->XMB, FMB->INMX
	LOAD A REGISTER WITH AFFOOFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBBFFOFFF COMPARE THE B REGISTER TO AOOFFOOF BRANCH TO MAJOR 29 MINOR 90 ON NO-GO	ROM->XMB, FMB->INMX
	LOAD A REGISTER WITH AOOFFFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBBFFOFFF COMPARE THE B REGISTER TO AFFOOOOF BRANCH TO MAJOR 29 MINOR 90 ON NO-GO	ROM->XMB, FMB->INMX
29 80 1 T116	TEST FOR SHORT IN XMB* -> XMB* LOAD A REGISTER WITH A8888888 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBDFF0FFF COMPARE THE B REGISTER TO A8888888 BRANCH TO MAJOR 29 MINOR 91 ON NO-GO	ROM->XMB, XMB->INMX
	LOAD A REGISTER WITH A44444444 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBDFF0FFF COMPARE THE B REGISTER TO A4444444 BRANCH TO MAJOR 29 MINOR 91 ON NO-GO	ROM->XMB, XMB->INMX
	LOAD A REGISTER WITH A2222222 Initiate self test mode 1-load self test register with 1fbDff0fff Compare the B register to A2222222 Branch to major 29 minor 91 on NO-GO	ROM->XMB, XMB->INMX
	LOAD A REGISTER WITH A1111111 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBDFFOFFF	ROM->XMB, XMB->INMX

TESTIDECISION	TEST/FAULT NUMBER	SELF-TEST PROGRAM	REMARKS
		COMPARE THE 8 REGISTER TO ALLILLI BRANCH TO MAJOR 29 MINOR 91 ON NO-GO	
		LOAD A REGISTER WITH A5A5A5A5 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBDFFOFFF COMPARE THE B REGISTER TO A5A5A5A5 BRANCH TO MAJOR 29 MINOR 91 ON NO~GO	ROM->XMB, XMB->INMX
		LOAD A REGISTER WITH AFFOOFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBDFFOFFF COMPARE THE B REGISTER TO AFFOOFFO BRANCH TO MAJOR 29 MINOR 91 ON NO-GO	ROM->XMB. XMB->I NMX
		LOAD A REGISTER WITH AOOFFFFO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 1FBDFF0FFF COMPARE THE B REGISTER TO AOOFFFFO BRANCH TO MAJOR 29 MINOR 91 ON NO-GO	ROM->XMB, XMB->INMX
29 81 1	T117	TEST FOR SHORT DIHR* -> MTW2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A88840 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFEF COMPARE THE B REGISTER TO A77774 LOGICALLY 'AND' C REGISTER AND FFFFF4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 92 ON NO-GO	MTW2->RIM
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A44420 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFEF COMPARE THE B REGISTER TO ABBBB4 LOGICALLY 'AND' C REGISTER AND FFFFF4 ~ RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 92 ON NO-GO	MTW2->RIM
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A22210 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFEF COMPARE THE B REGISTER TO ADDDDO LOGICALLY 'AND' C REGISTER AND FFFFF4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 92 ON NO-GO	MTW2->RIM
		LOAD DISCRETE-INPUT WORD (EIP/EOP CODE) WITH AllioB INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFEF COMPARE THE B REGISTER TO AEEEE4 LOGICALLY 'AND' C REGISTER AND FFFFF4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 92 ON NO-GO	MTW2->RIM
		LOAD DISCRETE INPUT WORD (EIP/50P CODE) WITH A48220 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FEF COMPARE THE B REGISTER TO AB7DBO LOGICALLY 'AND' C REGISTER AND FFFFF4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 92 ON NO-GO	MTW2->RIM
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A84118 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFEF COMPARE THE B REGISTER TO ATBEC4 LOGICALLY 'AND' C REGISTER AND FFFFF4 - RESULT IN B & C REGISTER	MTW2->RIM

TESTIDECISION NO.1 LEYEL		SELF-TEST PROGRAM	REMARKS
		BRANCH TO MAJOR 29 MINOR 92 ON NO-GO  LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A12800 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFEF COMPARE THE B REGISTER TO AEDF74 LOGICALLY 'AND' C REGISTER AND FFFFF4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 92 ON NO-GO	MTW2->RIM
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A21440 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFEF COMPARE THE B REGISTER TO ADE3F4 LOGICALLY 'AND' C REGISTER AND FFFFF4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 92 ON NO-GO	MTW2->RIM
9 82 1	T118	TEST FOR SHORT IN INVERTED DOWD  LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A0010  INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFDF  COMPARE THE B REGISTER TO A01  LOGICALLY "AND" C REGISTER AND A016 - RESULT IN B & C REGISTER  BRANCH TO MAJOR 29 MINOR 93 ON NO-GO	DOWD->RIM
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A0004 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFDF COMPARE THE B REGISTER TO A004 LOGICALLY 'AND' C REGISTER AND A016 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 93 ON NO-GO	DOWD->RIM
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A0002 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFFOFDF COMPARE THE B REGISTER TO A002 LOGICALLY 'AND' C REGISTER AND A016 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 93 ON NO-GO	DOWD->RIM
9 83 1	T119	TEST FOR SHORT IN IUAXXX OF JEA REC LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A924 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF COMPARE THE 8 REGISTER TO A00924 LOGICALLY 'AND' C REGISTER AND A00FFC - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 94 ON NO-GO	JEA->INMX
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A490 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF COMPARE THE B REGISTER TO A00490 LOGICALLY "AND" C REGISTER AND A00FFC - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 94 ON NO-GO	JEA->INMX
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A248 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF COMPARE THE B REGISTER TO A00248 LOGICALLY 'AND' C REGISTER AND A00FFC - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 94 ON NO~GO	JEA->INMX

TESTICECISION	TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A2AO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF COMPARE THE B REGISTER TO A002AO LOGICALLY 'AND' C REGISTER AND A00FFC - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 94 ON NO-GO	JEA->INMX
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A50B INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF COMPARE THE B REGISTER TO A0050B LOGICALLY *AND* C REGISTER AND A00FFC - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 94 ON NO-GO	JEA->INMX
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A850 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBEFFOFFF COMPARE THE 8 REGISTER TO A00850 LOGICALLY "AND" C REGISTER AND A00FFC - RESULT IN 8 & C REGISTER BRANCH TO MAJOR 29 MINOR 94 ON NO-GO	JEA->INMX
29 84 1	T120	TEST FOR SHORT IN CM+ -> WD3 & EXMW LOAD A REGISTER MITH AA50 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBEFFOFFF COMPARE THE B REGISTER TO ASAOO1 LOGICALLY 'AND' C REGISTER AND AFFOO1 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 95 ON NO-GO	ROM->CM, WD3&EXMW->INMX
		LOAD A REGISTER WITH A5AO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBEFFOFFF COMPARE THE B REGISTER TO AA5OO1 LOGICALLY "AND" C REGISTER AND AFFOO1 ~ RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 95 ON NO-GO	ROM->CM, WD3&EXMW->INMX
		LOAD A REGISTER WITH A990 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBEFF0FFF COMPARE THE B REGISTER TO A66001 LOGICALLY 'AND' C REGISTER AND AFF001 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 95 ON NO-GO	ROM->CM, wD3&EXMW->INMX
		LOAD A REGISTER WITH A008 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FBEFF0FFF COMPARE THE B REGISTER TO AFF LOGICALLY 'AND' C REGISTER AND AFF001 - RESULT IN B & C REGISTER BRANCH TO MAJOR 29 MINOR 95 ON NO-GO	ROM->CM, WD3&EXMW->INMX
29 85 1	T121	TEST FOR SHORT IN IUMXXX OF JCM* REC LOAD A REGISTER MITH AA50 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FAFFFOFFF COMPARE THE B REGISTER TO AA5 BRANCH TO MAJOR 29 MINOR 96 ON NO-GO	ROM->CM, JCM->INMX
		LOAD A REGISTER WITH A5AO INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FAFFFOFFF COMPARE THE B REGISTER TO A5A	ROM->CM. JCM->INMX

TEST CECTSION		SELF-TEST PROGRAM	REMARKS
		BRANCH TO MAJOR 29 MINOR 96 ON NO-GO	
		LOAD A REGISTER WITH A990 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FAFFFOFFF COMPARE THE B REGISTER TO A99 BRANCH TO MAJOR 29 MINOR 96 ON NO-GO	ROM->CM, JCM->INMX
		LOAD A REGISTER WITH A008 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH 4FAFFF0FFF COMPARE THE B REGISTER TO A008 BRANCH TO MAJOR 29 MINOR 96 ON NO-GO	ROM->CM, JCM->INMX
		BRANCH TO MAJOR 29 MINOR 98	
29 86		SPARE	
29 87 2	F112.N	SHORT IN WO1* -> PJB STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
29 88 2	F113.N	SHORT IN IUD(131-158) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
29 89 2	F114.N	SHORT IN MB -> JEB Stop tape, display c register. No-GO light on	
29 90 2	F115•N	SHORT IN XMB* -> FMB STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
29 91 2	F116.N	SHORT IN [TB(141- 168) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
29 92 2	F117.N	SHORT IN DIHR* -> MTW2 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
29 93 2	F118.N	SHORT IN IODXXX OF DOWD REC STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
29 <del>94</del> 2	F119.N	SHORT IN IUAXXX OF JEA* REC STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
29 95 2	F1 20 • N	SHORT IN CM* -> WD3 & EXMW STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	/FAULT   SELF-TEST PROGRAM MBER	REMARKS
29 96 2 F121.	N SHORT IN IUMXXX OF JCM* REC STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
29 97	SPARE	
29 <b>9</b> 8 29 <b>9</b> 9	ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

TESTICECTSION	I   TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
	************	COMPUTER LOAD CONTROL TESTS	***********
	* *	MAJOR 30 AND 31	*
	*********	***************************************	********
30 00		INITIALIZE DEFINE SELF TEST TAPE ENABLE LOW LEVEL ON GTCOO1* BRANCH TO MAJOR 30 MINOR 3	
30 01		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
30 02 2	T30.5	FAULT IN ENABLE OF ROM STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	! !
30 03 1 30 04	T125	TEST RESET OF TST2 WITH LQJD PREVIOUS TEST = (29)T121 RESET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST CIU CLOCK MODE	
		(GTC003*) SERIALLY LOAD THE B REGISTER WITH AFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF ENABLE AF TO THE QJD LINES	SIM NO-GO
2	F125.1	FAULT LOC WITHIN TEST T125, NOT A PROGRAMMED STOP- LQJD LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST SET FAULT   100001PROCEED PER PARAGRAPH 3-12D	! !
1	T125(CONT)	BRANCH TO MAJOR 30 MINOR 6 ON NO-GO BRANCH TO MAJOR 30 MINOR 10	'
30 05		SPARE	
30 06 2	F125.2	FAULT IN LQJO IBT OR LATCH, OR RESET OF TST2 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION	TEST/FAULT	SELF-(EST PROGRAM	RE MARKS
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO   BLANK   ZA1AZA(1, 12, 13)	
30 07 30 08 30 09		SPARE SPARE SPARE	
30 10 1 30 11	Т126	TEST FOR LOAD OF B REG COMPARE THE B REGISTER TO A BRANCH TO MAJOR 30 MINOR 13 ON NO-GO BRANCH TO MAJOR 30 MINOR 17	
30 12		SPARE	
30 13 2	F126.N	INPUT TO GYR742 SƏ1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO-GO   17777777777124143415	
30 14 30 15 30 16		SPARE SPARE SPARE	
30 17 1 30 18	T127	TEST LOAD OF QJD HOLDING REG INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBEFFOFFF ENABLE AF TO THE QJD LINES COMPARE THE B REGISTER TO A0000034 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 30 MINOR 20 ON NO-GO BRANCH TO MAJOR 30 MINOR 24	EXMW->INMX, INMX->BREG ON RESET QJD
30 19		SPARE	
30 20 2	F1 27 • N	FAULT IN QJD HOLCING REG ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

ITESTIDE		TEST/FAULT NUMBER	SELF-TEST PROGRAM	I REMARKS
1_111121	.hE¥561		IINDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO	
30 21 30 22 30 23			SPARE SPARE SPARE	
30 24 30 25	1 r	128	TEST FOR DATA INPUTS TO QJD HOLDING REG S@1 ENABLE A TO THE QJD LINES COMPARE THE P REGISTER TO A LOGICALLY 'AND' C REGISTER AND A0000034 - RESULT IN B & C REGISTER BRANCH TO MAJOR 30 MINOR 27 ON NO-GO BRANCH TO MAJOR 30 MINOR 31	
30 26			SPARE	
30 27	2 F	128.N	CATA INPUT TO QJD HOLDING REG SƏL ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATORS   XXIZALAZALAZALAZALAZALAZALAZALAZALAZALAZAL	
30 28 30 29 30 30			SPARE SPARE SPARE	
30 31 30 32	1 7	129	TEST "GEN LOAD" RESET OF TST2 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 078FFF4FFF  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*) PULSE CA DRIVERS WITH 0000007	NAD->INMX, INMX->BREG ON LOAD EN, SIM NO-GO
	2 F	129.1	FAULT LOC WITHIN TEST T129, NOT A PROGRAMMED FAULT- LDCA LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST SET FAULT   10000000(121224(11,12,25))     114143423   1	
	1 1	(129(CONT)	BRANCH TO MAJOR 30 MINOR 33 ON NO-GO Branch to Major 30 minor 41	
30 33 30 34	2	r129•2	TEST LXMB *> GEN LOAD RESET OF TST2 PULSE THE XMB DRIVERS WITH THE A REGISTER	

ITESTIC		TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
1			BRANCH TO MAJOR 30 MINOR 35 ON NO~GO	
	3	F129.2.G	FAULT IN LDCA IBT, LATCH, OR GATING ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY L REPLACE ASSEMBLIES (NO GO J BLANK JIAJAZA(10-12-13-17)	
30 35 30 36	3	T129.2.N	TEST CLEAR EN RESET OF TST2 SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*)	RESET TST2
			INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 0F3FFF4FFF	SIM NO-GO. RESET TST2 ON CLEAR EN
			PULSE CA DRIVERS WITH THE A REGISTER Branch to Major 30 minor 37 on NO-GO	
	4	F129.2.NG	FAULT IN GEN LOAD RESET OF TST2 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES  [NO GO   BLANK   1A1A2A(19,21)	ATL521* Sa1
30 37	4	F129.2.NN	ATL301* Sal STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
			IND GO I BLANK IIAIAZAIZ	
30 38 30 39 30 40			SPARE SPARE SPARE	
30 41 30 42	1	T130	TEST LDCA CONTROL COMPARE THE B REGISTER TO A0000007 BRANCH TO MAJOR 30 MINOR 43 ON NO-GO BRANCH TO MAJOR 30 MINOR 51	
30 43 30 44	2	T130.N	TEST FOR FAULT IN "SHORT DATA EN" INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH O78FFF0FFF	NAD->INMX, INMX->BREG ON
			PULSE CA DRIVERS WITH 00000007 COMPARE THE B REGISTER TO A0000007 PRANCH TO MA 100 30 MINOR A7 ON NO-CO	LOAD EN

		1 TEST/FAULT	SELF-TEST PROGRAM	REMARKS
30 45	3	T130.NG	TEST FOR NO CLEAR OF AREG LOAD A REGISTER WITH AFFFE INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OTBFFFOFFF PULSE CP DRIVERS WITH F COMPARE THE B REGISTER TO AFFFE BRANCH TO MAJOR 30 MINOR 46 ON NO-GO	NAD->[NMX+ INMX->BREG ON LOAD EN
	4	F130.NGG	ITL211* SƏ1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
30 46	4	F130.NGN	INPUT TO BRAIOI  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY L REPLACE ASSEMBLIES INO GO 1 7776000114143407	
30 47	3	F130-NN	ATA103* S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATOR   TITALAZA(9.13)	
30 48 30 49 30 50			SPARE SPARE SPARE	
30 51 30 52	1	T131	TEST CL CA => GTA000*->MTW1 SERIALLY LOAD THE B REGISTER WITH AF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1FFF0FFF PULSE CA DRIVERS WITH THE A REGISTER COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A8 - RESULT IN B & C REGISTER BRANCH TO MAJOR 30 MINOR 53 DN NO-GO BRANCH TO MAJOR 30 MINOR 59	MTW1->INMX, INMX->BREG ON CLEAR EN
30 53 30 54	2	T131.N	TEST CL CE => GTE000*->MTW1 SERIALLY LOAD THE B REGISTER WITH AF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1FFF0FFF	MTW1->INMX+ INMX->BREG ON CLEAR EN

TESTIDECISION	1 TEST/FAULT	SELF-TEST PROGRAM	1 REMARKS
		PULSE CE DRIVERS WITH THE A REGISTER COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 30 MINOR 55 ON NO-GO	
3	F131.NG	FAULT IN GTA000*->QUT001  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK   121224(12,13)     INDICATORS   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR	
30 55 3	F131-NN	ATL421* S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
30 56 30 57 30 58		SPARE SPARE SPARE	
30 59 1 30 60	T132	TEST LDCE RESET TST2 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 07BFFF4FFF PULSE CE DRIVERS WITH 00000F8	NAD->INMX, INMX->BREG ON LOAD EN, SIM NO-GO
2	F132.1	FAULT LOC WITHIN TEST T132 , NOT A PROGRAMMED STOP- LOCE LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ITEST SET FAULT   10000000112122213	
1	T132(CONT)	BRANCH TO MAJOR 30 MINOR 62 ON NO-GO Branch to Major 30 Minor 66	
30 61		SPARE	
30 62 2	F132.2	LDCE IBT OR LATCH FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		I INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I BLANK IIAIAZA(10.13.17)	.1
30 63 30 64 30 65		SPARE SPARE SPARE	
30 66 1 30 67	T1 33	TEST LDCE CONTROL COMPARE THE B REGISTER TO ACCOCCES BRANCH TO MAJOR 30 MINOR 69 ON NO-GO BRANCH TO MAJOR 30 MINOR 73	
30 68		SPARE	
30 69 2	F133•N	ATE103* S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  IINDICATORSI_DISPLAYI	-{
30 70 30 71 30 72		SPARE SPARE SPARE	
30 73 1 30 74	T134	TEST CL CE => GTE000*->QUT002(MTW1) INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1FFF0FFF  PULSE CE DRIVERS WITH THE A REGISTER COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 30 MINOR 76 ON NO-GO BRANCH TO MAJOR 30 MINOR 79	MTW1->INMX, INMX->BREG ON Clear en
30 75		SPARE	
30 76 2	F134.N	FAULT IN GTE000* -> QUT002 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	DECISION LEVEL	1 TEST/FAULT L NUMBER	SELF-TEST PROGRAM	I REMARKS
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   400000000(1A1A2A(12,13)   Ilaia4all	
30 77 30 78			SPARE SPARE	
30 79 30 80	1	T135	TEST LDCI RESET OF TST2 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH O7BFFF4FFF PULSE CI DRIVERS WITH 0001F00	NAD->INMX, INMX->BREG ON LOAD EN, SIM NO-GO
	2	F135•1	FAULT LOC WITHIN TEST 1135 , NOT A PROGRAMMED STOP- LOCI LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     IEST SET FAULT   1000000011112213	<b>,</b>
	1	T135(CONT)	BRANCH TO MAJOR 30 MINOR 82 ON NO-GO Branch to Major 30 Minor 85	
30 81			SPARE	
30 82	2	F135.2	LDCI IBT OR LATCH FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORSI_DISPLAY _	
30 83 30 84			SPARE SPARE	
30 85 30 86	1	T1 36	TEST LDCI CONTROL COMPARE THE B REGISTER TO ACCOLF BRANCH TO MAJOR 30 MINOR 88 ON NO-GO BRANCH TO MAJOR 30 MINOR 91	
30 87			SPARE	
30 88	2	F136.N	ATI103* S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION	I TEST/FAULT	SELF-TEST PROGRAM	1 REMARKS
		I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIESINO_GOI1740011A1A2A19.131	
30 89 30 90	,	SPARE SPARE	
30 91 1 30 92	T137	TEST CL CI => GT1000*->QUT003(MTW1) INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1FFF0FFF  PULSE CI DRIVERS WITH THE A REGISTER COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A2 - RESULT IN B & C REGISTER BRANCH TO MAJOR 30 MINOR 94 ON NO-GO BRANCH TO MAJOR 30 MINOR 98	MTW1->INMX, INMX->BREG ON CLEAR EN
30 93		SPARE	
30 94 2	F137.N	FAULT IN GT1000*->QUT003  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY L' REPLACE ASSEMBLIES  (NO GO   200000000 1a1a2a(12,13)	   
30 95 30 96 30 97		SPARE SPARE SPARE	
30 98 30 99		ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

TESTIDECISION	I TEST/FAULT	SELF-TEST PROGRAM	1 REMARKS
31 00		INITIALIZE DEFINE SELF TEST TAPE ENABLE LOW LEVEL ON GTCOOL* BRANCH TO MAJOR 31 MINOR 3	
31 01		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
31 02 2	F31.4 F192.1	CBC335 Sal OR ABSI15 Sau Stop Tape, display C register, No-Go Light on	
		NO GO BLANK ITALATA(21.22.23)	
31 03 1 31 04	T138	TEST LOCP RESET OF TST2 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 078FFF4FFF	NAD->INMX. INMX->BREG ON LOAD EN, SIM NO-GO
2	F138.1	PULSE CP DRIVERS WITH FFFE  FAULT LOC WITHIN TEST T138 , NOT A PROGRAMMED STOP- LOCP LATCH NOT RESET	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
1	T138(CONT)	BRANCH TO MAJOR 31 MINOR 6 ON NO-GO BRANCH TO MAJOR 31 MINOR 9	
31 05		SPARE	
31 06 2	F138.2	FAULT IN LOCP IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND.GO	
31 07 31 08		SPARE SPARE	
31 09 1 31 10	Т139	TEST LDCP CONTROL COMPARE THE 8 REGISTER TO AFFFE BRANCH TO MAJOR 31 MINOR 12 ON NO-GO BRANCH TO MAJOR 31 MINOR 15	
31 11		SPARE	

TESTIDECI	SION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
31 12 2	F1 39•N	ATP103* SQ1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
31 13 31 14		SPARE SPARE	
31 15 1 31 16	<b>7140</b>	TEST CLEAR OF AREG DURING GEN LOAD LOAD A REGISTER WITH AFFFE INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 078FFF0FFF PULSE CP DRIVERS WITH F COMPARE THE B REGISTER TO AF BRANCH TO MAJOR 31 MINOR 18 ON NO-GO BRANCH TO MAJOR 31 MINOR 21	NAD->INMX, INMX->BREG ON LOAD EN
31 17		SPARE	
31 18 2	F140.N	IARO29* S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDIGATORS	
31 19 31 20		SPARE SPARE	
31 21 1 31 22	<b>T141</b>	TEST CL CP -> MTW1 => GTP000*->QUT004 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1FFF0FFF  PULSE CP DRIVERS WITH THE A REGISTER COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A1 - RESULT IN B & C REGISTER BRANCH TO MAJOR 31 MINOR 24 ON NO-GO BRANCH TO MAJOR 31 MINOR 27	MTW1->INMX, INMX->BREG ON CLEAR EN
31 23		SPARE	
31 24 2	F141.N	FAULT IN GTP000*->QUT004 ENABLE VERTICAL PARITY CHECK	

TESTI C		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   100000000(1A1A2A(12,13,19)	
31 25 31 26			SPARE SPARE	
31 27 31 28	1	T142	TEST LDCM RESET TST2 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFAFFF4FFF PULSE THE CM DRIVERS WITH FF8	JCM->INMX , INMX->BREG ON LOAD EN, SIM NO-GO
	2	F142.1	FAULT LOC WITHIN TEST T142 , NOT A PROGRAMMED STOP- LDCM LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
	1	T142(CONT)	BRANCH TO MAJOR 31 MINOR 30 ON NO-GO Branch to Major 31 Minor 33	
31 29			SPARE	
31 30	2	F142•2	FAULT IN LOCM IBT OR LATCH, OR GATING ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES I NO GO I BLANK ILALAZA(10.12.13.17)	
31 31 31 32			SPARE Spare	
31 33 31 34	1	T143	TEST LDCM CONTROL COMPARE THE B REGISTER TO AFF8 BRANCH TO MAJOR 31 MINOR 35 ON NO-GO BRANCH TO MAJOR 31 MINOR 40	
31 35	2	T143.N	TEST FOR CM DR EN SOO COMPARE THE B REGISTER TO AOFB BRANCH TO MAJOR 31 MINOR 36 ON NO-GO	
	3	F143.NG	FAULT IN CM DR EN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTICECISION	I TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
1 <u>- 13 M &amp; A </u>	:WINED	I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO	
31 36 3	Ť143•NN	TEST FOR CM DR EN SOO COMPARE THE B REGISTER TO AF BRANCH TO MAJOR 31 MINOR 37 ON NO-GO	
4	F143.NNG	FAULT IN CM DR EN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
31 37 4	F143.NNN	ATM103* SƏ1 ENABLE VERTICAL PARITY CHECK COMPARE THE B REGISTER TO AFF8 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND-GO I 177600000011A1A2A13	
31 38 31 39		SPARE SPARE	
31 40 1 31 41	T144	TEST CL CM -> MTW1 => GTM010*->QUT005 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1FFF0FFF  PULSE THE CM DRIVERS WITH THE A REGISTER COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND AO8 - RESULT IN 8 & C REGISTER BRANCH TO MAJOR 31 MINOR 43 ON NO-GO BRANCH TO MAJOR 31 MINOR 46	MTW1->INMX, INMX->BREG ON CLEAR EN
31 42		SPARE	
31 43 2	F144.N	FAULT IN GTMO10* -> QUT005 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

ITESTID		TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
			I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO   40000000 1A1A2A(13,15,19)	
31 44 31 45			SPARE Spare	
31 46 31 47	1	T145	TEST LOMB RESET OF TST2 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OEBFFF4FFF PULSE THE MB DRIVERS WITH FFFFFFF	WD1->INMX+ INMX->BREG ON LOAD EN, SIM NO-GO
	2	F145.1	FAULT LOC WITHIN TEST 1145 , NOT A PROGRAMMED STOP- LDMB LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST SET FAULT   1000000011A1A2A13	
	1	T145(CONT)	BRANCH TO MAJOR 31 MINOR 49 ON NO-GO BRANCH TO MAJOR 31 MINOR 52	
31 48			SPARE	
31 49	2	F145•2	FAULT IN LOMB IBT OR LATCH, OR IN INST DECODE MATRIX ENABLE VERTICAL PARITY CHECK PUNCH TAPE CODES - /9 /E &C STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST SET FAULT   4000000011A1A2A(10.13.17)     IND GO	INVALID INST = 3/5/1 OCTAL
31 50 31 51			SP AR E SP AR E	
31 52 31 53	ı	T146	TEST LDMB CONTROL COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 31 MINOR 55 ON NO-GO BRANCH TO MAJOR 31 MINOR 58	
31 54			SPARE	
31 55	2	F146.N	ATB203* SƏ1 Enable vertical parity Check Stop tape, display C register, no-go light on	

TESTIDECISION	I TEST/FAULT I NUMBER	SELF-TEST PROGRAM	I REMARKS
		I_INDICATORSI_DISPLAY_IREPLACE_ASSEMBLIESI NO_GOI_17777777711A1A2A(4.13)	
31 56 31 57		SPARE SPARE	
31 58 1 31 59	T147	TEST CL ME -> MTW1 => GTB000*->QUT006 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1FFF0FFF PULSE THE MB DRIVERS WITH THE A REGISTER COMPARE THE B REGISTER TO A	MTW1->INMX, INMX->BREG ON CLEAR EN
		LOGICALLY 'AND' C REGISTER AND AO4 — RESULT IN B & C REGISTER Branch to major 31 minor 61 on no-go Branch to major 31 minor 64	
31 60		SPARE	
31 61 2	F147.N	FAULT IN GTB000*->QUT006 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I	
31 62 31 63		SPARE SPARE	
31 64 1 31 65	T 1 48	TEST LXMB RESET OF TST2 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBDFF4FFF PULSE THE XMB DRIVERS WITH FFFFFFF	XMB->INMX+ INMX->BREG ON LOAD EN, SIM NO-GO
2	F148.1	FAULT LOC WITHIN TEST T148 , NOT A PROGRAMMED STOP- LOXM LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST_SET_FAULT   1000000011a1a2a13	
1	T148(CONT)	BRANCH TO MAJOR 31 MINOR 67 ON NO-GO Branch to major 31 minor 70	
31 66		SPARE	
31 67 2	F148.2	FAULT IN 1XMB IBT OR LATCH	

	LEVEL	! TEST/FAULT	SELF-TEST PROGRAM	i REMARKS
			ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GD LIGHT ON  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GD   BLANK   BLAN	
31 68 31 69			SPARE SPARE	
31 70 31 71	1	T149	TEST LXMB CONTROL COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 31 MINOR 73 ON NO-GO BRANCH TO MAJOR 31 MINOR 76	
31 72			SPARE	
31 73	2	F149.N	ATX103* Sal  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	l
31 74 31 75			SPARE SPARE	
31 76 31 77	1	T150	TEST LXMB *> CL MB -> MTW1 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1FF0FFF  PULSE THE XMB DRIVERS WITH THE A REGISTER COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A04 - RESULT IN B & C REGISTER BRANCH TO MAJOR 31 MINOR 79 ON NO-GO BRANCH TO MAJOR 31 MINOR 82	MTW1->INMX, INMX->BREG ON CLEAR EN
31 78			SPARE	
31 79	2	F150.N	ATX102* S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

		1 TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I_NO.I_	_LEYEL	LNUMBER		·
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND.GO   2000000011A1A2A(10.13)	
31 80 31 81			SPARE SPARE	
31 82 31 83	1	T151	TEST LDW1 RESET OF TST2 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 07BFFF4FFF	NAD->INMX. INMX->BREG ON LOAD EN. SIM NO-GO
			PULSE THE WORD 1 DRIVERS WITH FFFFFFF	EGAD ENV JIN NO GO
	2	F151.1	FAULT LOC WITHIN TEST 1151 . NOT A PROGRAMMED STOP- LDW1 LATCH NOT RESET	
			I INDICATORS   DISPLAY   REPLACE, ASSEMBLIES   IEST_SET_FAULT   10000000011A1A2A13	
	1	T151(CONT)	BRANCH TO MAJOR 31 MINOR 85 ON NO-GO Branch to Major 31 minor 87	
31 84			SPARE	
31 85	2	F151.2	FAULT IN LOW1 IBT OR LATCH, OR INST DECODE MATRIX ENABLE VERTICAL PARITY CHECK PUNCH TAPE CODES - /O /E &C STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	INVALID INST = OCTAL 3/4/0
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ITEST SET FAULT   4000000011A1A2A(10.13.17)   INDIGO   I BLANK   IPROCEED PER PARAGRAPH 3-12D   INDIGO   INDIG	
31 86			SPARE	
31 87 31 88	1	T152	TEST LDW1 CONTROL COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 31 MINOR 90 ON NO-GO BRANCH TO MAJOR 31 MINOR 92	
31 89			SPARE	
31 90	2	F152.N	ATW103* S@1 Enable vertical parity check Stop tape, display c register, no-go light on	

TESTIDECISION	TEST/FAULT NUMBER	SELF-TEST PROGRAM	REMARKS
	•	I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
31 91		SPARE	
31 92 1 31 93	Т153	TEST CL WD1 -> MTW1 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1FFF0FFF  PULSE THE WORD 1 DRIVERS WITH THE A REGISTER COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND AF - RESULT IN B & C REGISTER BRANCH TO MAJOR 31 MINOR 95 ON NO-GO BRANCH TO MAJOR 31 MINOR 98	MTW1->INMX, INMX->BREG ON CLEAR EN
31 94		SPARE	
31 95 2	F153.N	FAULT IN CL WD1 EN OF CFLG DR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	   ATW102* S@1   ITW151* S@1   INPUT TO ATA100 S@1   INPUT TO ATE100 S@1   INPUT TO ATI100 S@1   INPUT TO CTP100 S@1
31 96 31 97		SPARE SPARE	
31 98 31 99		ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

TESTICECISION   TEST/FAU	- · · · · · ·	SELF-TEST PROGRAM	REMARKS
20.00	**************************************		
32 00 32 01	BRANCH TO MAJOR 32 STOP TAPE: DISPLAY	C REGISTER, NO-GO LIGHT ON	
32 02	•	C REGISTER, NO-GO LIGHT ON	
32 03 1 T154	TEST INPUT TO MBCO61 BRANCH TO MAJOR 33		
32 04	END OF MAJOR TEST		

	LEYEL 1	TEST/FAULT NUMBER	SELF-TEST PROGRAM	REMARKS
33 00	2	F30.6	FAULT IN 6SB OF MABC	
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   I	
33 01			PUNCH TAPE LEACER 12 INCHES LONG BRANCH TO MAJOR 33 MINOR 3 BRANCH TO MAJOR 33 MINOR 3	
	_			
33 02	2	F30.7	FAULT IN 6SB OF MABC STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			IINDICATORSI_DISPLAYIREPLACE_ASSEMBLIESI INO_GOIBLANKI1A1A1A122.231I	
33 03			END OF MAJOR TEST	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
34 00 34 01 34 02 34 03	BRANCH TO MAJOR 34 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TESTIDECISI	ION   TEST/FAULT EL   NUMBER	SELF-TEST PROGRAM	REMARKS
	************* * *	**************************************	************
	* * * * * * * * * * * * * * * * * * * *	MAJORS 35, 36, AND 37	* *
35 00		INITIALIZE  DEFINE SELF TEST TAPE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  (GTC003*)  ENABLE LOW LEVEL ON GTC001*  BRANCH TO MAJOR 35 MINOR 3	
35 01 35 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
35 03 1 35 04	T155	TEST RCAA, NO ITERATION PREVIOUS TEST = (32)T154 SERIALLY LOAD THE B REGISTER WITH A INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8FBFFF0FFF READ & COMPARE THE NAD LINES WITH AFFFFFFF; PULSE XTD101	ROM->WO1 DR
2	F155.1	FAULT LOC WITHIN TEST T155, NOT A PROGRAMMED STOP- IN PROCESS FAULT DETECTED    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ITEST SET FAULT   1000000   10144415   ITEST SET FAULT   200012414171   ITEST SET FAULT   20001241402	 
1	T1 55 (CONT)	BRANCH TO MAJOR 35 MINOR 5 ON NO-GO Branch to Major 35 Minor 11	
35 05 2 35 06	T155.2	TEST RCXM TO ISOLATE EN FAULT SERIALLY LOAD THE B REGISTER WITH A INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 1FBFFFOFFF READ & COMPARE THE XMB LINES WITH AFFFFFFF BRANCH TO MAJOR 35 MINOR 7 ON NO-GO	ROM->XM8 DR
3	F155.2.G	AAC212* SƏ1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
35 07 3 F155.2.N	I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO_GO	   AARO65* S@1
35 08 35 09 35 10	SPARE SPARE SPARE	
35 11 1 T156 35 12	TEST RESULT OF RCAA COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 35 MINOR 13 ON NO-GO BRANCH TO MAJOR 35 MINOR 21	
35 13 2 T156.N 35 14	TEST R&C GATING WITH RCXM SERIALLY LOAD THE B REGISTER WITH A INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 1FBFFF0FFF READ & COMPARE THE XMB LINES WITH AFFFFFFF COMPARE THE B REGISTER TO AFFFFFFFF BRANCH TO MAJOR 35 MINOR 17 ON NO-GO	ROM->XMB DR
35 15 3 T156.NG	TEST R&C GATING FURTHER WITH RCW1 SERIALLY LOAD THE B REGISTER WITH A INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8FBFFFOFFF READ & COMPARE WORD 1 WITH AFFFFFFF COMPARE THE B REGISTER TO THE A REGISTER BRANCH TO MAJOR 35 MINOR 16 ON NO-GO	ROM->WO1 DR
4 F156.NGG	FAULT IN RCAA IBT OR LATCH, OR INST DECODE MATRIX ENABLE VERTICAL PARITY CHECK PUNCH TAPE CODES - /6 /F &C STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDE		TEST/FAULT NUMBER	SELF-TEST PROGRAM	REMARKS
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES     TEST SET FAULT   40000000 1A1A2A17	INST DECODE MATRIX
35 16	4	F156.NGN	FAULT IN LCU R&C GATING ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY   REPLACE ASSEMBLIES   INDICATORS   1 1777777771181848(16.19)	IAC112* 501
35 17 35 18	3	T156.NN	ISOLATE R&C FAULT BETWEEN LCU & SCU SERIALLY LOAD THE B REGISTER WITH A READ & COMPARE PJB LINES WITH AFFFFFF COMPARE THE B REGISTER TO THE A REGISTER BRANCH TO MAJOR 35 MINOR 19 ON NO-GO	
	4	F156.NNG	FAULT IN LCU->SCU REC GATING ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK   1214419	IAC330* \$@1
35 19	4	F156.NNN	FAULT IN SCU R&C GATING ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   177777777712A1A1A(1.2)	[ARO25* Sal
35 20			SPARE	
35 21 35 22	1	T157	TEST "DISPLAY AA" => XTD101->QUM041 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBEFFOFFF READ & COMPARE THE NAD LINES WITH A0000008; PULSE XTD101 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 35 MINOR 24 ON NO-GO BRANCH TO MAJOR 35 MINOR 26	EXMW->INMX
35 23			SPARE	

	LEYEL	I TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
35 24	2	F157•N	FAULT IN EN "DISPLAY AA" STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	<b>,</b>
35 25			SPARE	
35 26 35 27	1	T158	TEST RCAA, WITH ITERATION SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8FBFFF07FF READ & COMPARE THE NAD LINES WITH A; PULSE XTD101	BREG->ROM, ROM->WD1 DR SHOULD RESULT IN NO-GO, CREG=OFFFFFFF
	2	F158•1	FAULT LOC WITHIN TEST T158, NOT A PROGRAMMED STOP- IN PROCESS FAULT DETECTED    INDICATORS	
	1	T158(CONT)	BRANCH TO MAJOR 35 MINOR 31 ON NO-GO BRANCH TO MAJOR 35 MINOR 29	
35 28			SPARE	
35 29	2	F158•2	FAULT IN ITERATION CONTROL ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   BLANK   12 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1	1
35 30			SPARE	
35 31 35 32	1	T159	TEST RCAM, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH BFBFFF07FF READ & COMPARE THE NAD LINES WITH A; PULSE XTD102	BREG->ROM, ROM->WD1 DR
	2	F159.1	FAULT LOC WITHIN TEST 159, NOT A PROGRAMMED STOP- RCAM LATCH NOT RESET	

TESTIDECISION	I TEST/FAULT L NUMBER	SELF-TEST PROGRAM	REMARKS
ı	T159(CONT)	I INDICATORS I DISPLAY I REPLACE ASSEMBLIES  I IESI SET FAULT I 100000011A1A4A15  BRANCH TO MAJOR 35 MINOR 38 ON NO-GO BRANCH TO MAJOR 35 MINOR 34	<u> </u>
35 33		SPARE	
35 34 2	F159.2	FAULT IN RCAM IBT, LATCH, ETC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES.   NO GO   BLANK   11A1A2A18   11A1A2A15   16	1 1 1
35 35 35 36 35 37		SPARE SPARE SPARE	
35 38 1 35 39	T160	TEST "DISPLAY AM" => XTD102->QUM045 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBEFFOFFF READ & COMPAKE THE NAD LINES WITH A000008; PULSE XTD102 LOGICALLY "AND" C REGISTER AND A REGISTER-RESULT IN 8 & C REGISTERS BRANCH TO MAJOR 35 MINOR 41 ON NO-GO BRANCH TO MAJOR 35 MINOR 43	EXMW->INMX
35 40		SPARE	
35 41 2	F160.N	FAULT IN EN "DISPLAY AM"  ENABLE VERTICAL PARITY CHECK  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES  INO GO 1 20011A1A4A(16.19)	<b>¦</b>
35 42		SPARE	
35 43 1 35 44	T161	TEST RCAQ, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH BFBFFF07FF READ & COMPARE THE NAD LINES WITH A; PULSE XTD103	BREG->ROM+ ROM->WD1 DR

TESTIDEC		TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
2	2	F161.1	FAULT LOC WITHIN TEST 161, NOT A PROGRAMMED STOP- RCAQ LATCH NOT RESET    INDICATORS	
1	1	T161(CONT)	BRANCH TO MAJOR 35 MINOR 51 ON NO-GO BRANCH TO MAJOR 35 MINOR 46	
35 45			SPARE	
35 46 2	2	F161.2	FAULT IN RCAQ IBT, LATCH, ETC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO   BLANK   1A1A2A18	
35 47 35 48 35 49 35 50			SPARE SPARE SPARE SPARE	
35 51 1 35 52	1	Т162	TEST "DISPLAY AQ" => XTD103->QUM044 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBEFFOFFF READ & COMPARE THE NAD LINES WITH A000004; PULSE XTD103 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 35 MINOR 54 ON NO-GO BRANCH TO MAJOR 35 MINOR 56	EXMW->INMX
35 53			SPARE	
35 54 2	2	F162.N	FAULT IN EN "DISPLAY AQ"  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    Indicators   Display   Replace Assemblies     NO GO	
35 55	•		SPARE	
35 56 1 35 57	1	T163	TEST RCMB, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2~LOAD SELF TEST REGISTER WITH 8F8FFF07FF	BREG->ROM. ROM->WD1 DR

ITESTIC		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	2	F163.1	FAULT LOC WITHIN TEST 163, NOT A PROGRAMMED STOP- RCMB LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     TEST SET FAULT   LODOQUOITALA4A15	
	1	T163(CONT)	READ & COMPARE THE NAD LINES WITH A: PULSE XTD104* BRANCH TO MAJOR 35 MINOR 64 ON NO-GO BRANCH TO MAJOR 35 MINOR 59	
35 58			SPARE	
35 59	2	F163.2	FAULT IN RCMB IBT, LATCH, ETC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATORS   BLANK   1 A1 A2 A18   INDICATOR	
35 60 35 61 35 62 35 63			SPARE SPARE SPARE SPARE	
35 64 35 65	1	T164	TEST "DISPLAY MB" => XTD104*->QUM047 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBEFFOFFF READ & COMPARE THE NAD LINES WITH A; PULSE XTD104* LOGICALLY 'AND' C REGISTER AND A00002 - RESULT IN B & C REGISTER BRANCH TO MAJOR 35 MINOR 67 ON NO-GO BRANCH TO MAJOR 35 MINOR 71	EXMW->INMX
35 66			SPARE	
35 67	2	F164.N	FAULT IN EN "DISPLAY MB"  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORS	
35 68 35 69 35 70			SPARE SPARE SPARE	

		I TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
35 71 35 72	1	T165	TEST RCCA, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 2FBFFF07FF READ & COMPARE THE CA LINES WITH A	BREG->ROM. ROM->MB
	2	F165.1	FAULT LOC WITHIN TEST 165, NOT A PROGRAMMED STOP- RCCA LATCH NOT RESET	
			INDICATORS   QISPLAY   REPLACE ASSEMBLIES   IESI SET FAULT   100000011A1A4A15	1
	1	T165(CONT)	BRANCH TO MAJOR 35 MINOR 84 ON NO-GO	
35 73	2	T165.2	TEST FOR READ CA EN FAULT COMPARE THE B REGISTER TO A BRANCH TO MAJOR 35 MINOR 75 ON NO-GO	
35 74	3	F165.2.G	READ CA FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES	l
			INO_GO	AAC022* S@1
35 75 35 76	3	T165.2.N	TEST LOAD OF BREG COMPARE THE B REGISTER TO AFFFFFF BRANCH TO MAJOR 35 MINOR 80 ON NO-GO	
35 77	4	T165.2.NG	TEST REC GATING  READ E COMPARE THE MA LINES WITH ADOTFFF -  COMPARE THE B REGISTER TO THE A REGISTER  BRANCH TO MAJOR 35 MINOR 78 ON NO-GO	
	5	F165. Z.NGG	FAULT RCCA IBT, LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS   LDISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   1A1A2A18	  -  -
35 78	5	F165. Z. NGN	FAULT IN REC GATING ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISIO	N I TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	3
35 79		SPARE	
35 80 4	F165.2.NN	NOT A NORMAL FAULT LOCATION ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   LXXXXXXXXXXXIPROCEED PER PARAGRAPH 3-13	[
35 81 35 82 35 83		SPARE SPARE SPARE	
35 84 1 35 85	T166	TEST RCCE, COMPARE ≥> NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 2FBFFF07FF READ & COMPARE THE CE LINES WITH A	BREG->ROM->MB
2	F166.1	FAULT LOC WITHIN TEST 166, NOT A PROGRAMMED STOP- RCCE LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST SET FAULT   100000011A1A4A15	[
1	T166(CONT)	BRANCH TO MAJOR 35 MINOR 90 ON NO-GO	
35 86 2	T166.2	TEST FOR READ CE EN FAULT COMPARE THE B REGISTER TO A BRANCH TO MAJOR 35 MINOR 88 ON NO-GO	
35 87 3	F166.2.G	READ CE FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	-~ 
35 88 3	F166.2.N	FAULT IN RCCE IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	LEYEL	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES	₹  -  -
35 89			SPARE	
35 90 35 91	1	T167	TEST RCCI, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 2FBFFF07FF READ & COMPARE THE CI LINES WITH A	BREG->ROM+ ROM->MB
	2	F167.1	FAULT LOC WITHIN TEST 167, NOT A PROGRAMMED STOP- RCCI LATCH NOT RESET    INDICATORS	 
	1	T167(CONT)	BRANCH TO MAJOR 35 MINOR 98 ON NO-GO	
35 92	2	T167.2	TEST FOR READ CI EN FAULT COMPARE THE B REGISTER TO A BRANCH TO MAJOR 35 MINOR 94 ON NO-GO	
35 93	3	F167.2.G	READ CI FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     IND GD   BLANK   ILBLA4ALIS.173	   AACO21* SƏ1
35 94	3	F167.2.N	FAULT IN RCCI IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	1 
35 95 35 96 35 97			SPARE SPARE SPARE	

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM REMARKS	
I_NO_I_LEVEL_I_NUMBERI		
35 98	ENABLE VERTICAL PARITY CHECK	
25 00	END DE MAIDE TEST	

	LEVEL	I TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
36 00	2	F30.8	FAULT IN LSB OF MABC    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     IEST SET FAULT 12100000000011A1A1A23	
			PUNCH TAPE LEADER 12 INCHES LONG	
			INITIALIZE  DEFINE SELF TEST TAPE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  IGTCOO3+)  ENABLE LOW LEVEL ON GTCOO1+  BRANCH TO MAJOR 36 MINOR 3	
36 01			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
36 02	2	F30•9	FAULT IN LSB OF MABC STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
			INO GO I BLANK IIAIAIA23	
36 03 36 04	1	T168	TEST RCCP, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFE INITIATE SELF TEST NODE 2-LOAD SELF TEST REGISTER WITH 2FBFFF07FF READ & COMPARE THE CP LINES WITH A	BREG->ROM, ROM->MB
	2	F168.1	FAULT LOC WITHIN TEST 168, NOT A PROGRAMMED STOP- RCCP LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST SET FAULT   100000011A1A4A15	
	1	T168(CONT)	BRANCH TO MAJOR 36 MINOR 8 ON NO-GO	
36 05	2	T168. 2	TEST FOR READ CP EN FAULT COMPARE THE B REGISTER TO A BRANCH TO MAJOR 36 MINOR 7 OM NO-GO	
36 06	3	F168.2.G	READ CP FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	ON   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		I INDICATORS I_DISPLAY I REPLACE ASSEMBLIES INO_GO I BLANK     1   1   1   1   1   1   1   1   1	 
36 07 3	F168.2.N	FAULT IN RCCP IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I 1777760000[1A1A2A18	! !
36 08 1 36 09	T169	TEST FOR FAULT IN PART OF EN CP COMPARE THE B REGISTER TO AFFFE BRANCH TO MAJOR 36 MINOR 10 ON NO-GO BRANCH TO MAJOR 36 MINOR 13	
36 10 2	F169•N	FAULT IN PART OF EN CP ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I	
36 11 36 12		SPARE SPARE	
36 13 1 36 14	T1 70	TEST RCCM, COMPARE ≈> NO-GO SERIALLY LOAD THE 8 REGISTER WITH AFF8 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 4FBFFF07FF READ & COMPARE THE CM LINES WITH A	BREG->ROM, ROM->CM DR
2	F170•1	FAULT LOC WITHIN TEST 170, NOT A PROGRAMMED STOP- RCCM LATCH NOT RESET   INDICATORSI_DISPLAYI REPLACE_ASSEMBLIES   IEST_SET_FAULT_I 100000011A1A4A15	1
1	T170(CONT)	BRANCH TO MAJOR 36 MINOR 18 ON NO-GO	
36 15 2	T170•2	TEST FOR READ CM EN FAULT COMPARE THE B REGISTER TO A BRANCH TO MAJOR 36 MINOR 17 ON NO-GO	
36 16 3	F170.2.G	READ CM FAULT Enable vertical parity check Stop Tape, display c register, no-go light on	

ITESTID		TEST/FAULT   NUMBER	SELF-TEST PROGRAM	I REMARKS
			I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO.GO     BLANK	AAC018* S@1
36 17	3	F170.2.N	FAULT IN RCCM IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS	
36 18 36 19	1	Т171	TEST RCEA, COMPARE => NO-GO SERTALLY LOAD THE B REGISTER WITH AFFFFC LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AFFEOO READ & COMPARE THE EA LINES WITH A	
	2	F171.1	FAULT LOC WITHIN TEST 171, NOT A PROGRAMMED STOP- RCEA LATCH NOT RESET    INDICATORS	
	1	T171(CONT)	BRANCH TO MAJOR 36 MINOR 30 ON NO-GO	
36 20	2	T171.2	TEST FOR FAULT IN READ EA EN COMPARE THE B REGISTER TO A BRANCH TO MAJOR 36 MINOR 22 ON NO-GO	
36 21	3	F171.2.G	READ EA FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   BLANK   114144(1820)	   AACO26* S@1
36 22 36 23	3	T171.2.N	TEST FOR NO LOAD OF BREG COMPARE THE B REGISTER TO AFFFFC BRANCH TO MAJOR 36 MINOR 26 ON NO-GO	
36 24	4	T171.2.NG	TEST R&C GATING READ & COMPARE THE EB LINES WITH AFFFFFFF BRANCH TO MAJOR 36 MINOR 25 ON NO-GO	
	5	F171.2.NGG	FAULT IN R&C GATING Enable vertical parity check Stop tape, display c register, no-go light on	

ITESTICECISION	TEST/FAULT	SELF-TEST PROGRAM	1 REMARKS
1_BM21bh1bh	J. Bullet	I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO.GO   BLANK   ILALA4A(18.19)	
36 25 5	F171.2.NGN	FAULT IN RCEA IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   (XXXXXXXXXXXX)   IAIA2A18	
36 26 4	F171.2.NN	NOT A NORMAL FAULT LOCATION ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
36 27 36 28 36 29		SPARE SPARE SPARE	
36 30 1 36 31	T1 72	TEST RCEB, COMPARE => NO-GO SERTALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 2FBFFF07FF READ & COMPARE THE EB LINES WITH A	BREG->ROM, ROM->MB
2	F172.1	FAULT LOC WITHIN TEST 172, NOT A PROGRAMMED STOP- RCEB LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST_SET_FAULT   1000000114144418	
1	T172(CONT)	BRANCH TO MAJOR 36 MINOR 38 ON NO-GO	
36 32 2	T172.2	TEST FOR FAULT IN READ EB EN COMPARE THE B REGISTER TO A BRANCH TO MAJOR 36 MINOR 34 ON NO-GO	
36 33 3	F172.2.G	READ EB FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST DECISION		SELF-TEST PROGRAM	REMARKS
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   11A1A4A1191201	AACOO1* S21
36 34 3	F172.2.N	FAULT IN RCEB IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS   DISPLAY   BEPLACE ASSEMBLIES	
36 35 36 36 36 37		SPARE SPARE SPARE	
36 38 1 36 39	T173	TEST RCFM, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFF READ & COMPARE THE FMB LINES WITH A	
2	F173.1	FAULT LOC WITHIN TEST 173, NOT A PROGRAMMED STOP- RCFM LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ITEST SET FAULT   100000011A1A4A18	
1	T173(CONT)	BRANCH TO MAJOR 36 MINOR 45 ON NO-GO	
36 40 2	T173. 2	TEST FOR FAULT IN READ FMB EN COMPARE THE B REGISTER TO A BRANCH TO MAJOR 36 MINOR 42 ON NO-GO	
36 41 3	F173.2.G	READ FMB FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS L DISPLAY I REPLACE ASSEMBLIES IND. GO. I BLANK ILALA4A20	AAC036* \$@1
36 42 3	F173.2.N	FAULT IN RCFM IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	ECISION	TEST/FAULT	SELF-TEST PROGRAM
1 -BUAL-		_INUBBER	-4
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES
36 43 36 44			SPARE SPARE
36 45 36 46	1	<b>T</b> 174	TEST FOR FAULT IN PART OF READ FMB EN COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 36 MINOR 47 ON NO-GO BRANCH TO MAJOR 36 MINOR 51
36 47	2	F174.N	PART OF READ FMB EN INACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   1.7777777711A1A5420
36 48 36 49 36 50			SPARE SPARE SPARE
36 51 36 52	1	Т175	TEST RCMA, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFFF READ & COMPARE THE MA LINES WITH A
	2	F175.1	FAULT LOC WITHIN TEST 175, NOT A PROGRAMMED STOP- RCMA LATCH NOT RESET    INDICATORS
	1	T175(CONT)	BRANCH TO MAJOR 36 MINOR 58 ON NO-GO
36 53	2	T175.2	TEST FOR FAULT IN READ MA EN COMPARE THE B REGISTER TO A BRANCH TO MAJOR 36 MINOR 55 ON NO-GO
36 54	3	F175.2.G	READ MA FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON

REMARKS

TESTIDECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES	   AACO17* SƏ1
36 55 3	F175.2.F	FAULT IN RCMA IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   177777777711A1A2A18	 
36 56 36 57		SPARE SPARE	
36 58 1 36 59	T176	TEST FOR FAULT IN PART OF READ MA EN COMPARE THE B REGISTER TO AOO7FFF BRANCH TO MAJOR 36 MINOR 60 ON NO-GO BRANCH TO MAJOR 36 MINOR 64	
36 60 2	F1 76• N	FAULT IN PART OF READ MA ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY L REPLACE ASSEMBLIES IND GO I XXXXXXXXIIAIASA17	<b>\</b>
36 61 36 62 36 63		SPARE SPARE SPARE	
36 64 1 36 f	T177	TEST RCXM, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 1FBFFF07FF READ & COMPARE THE XMB LINES WITH A	BREG->ROM, ROM->XMB DR
	F177•1	FAULT LOC WITHIN TEST 177, NOT A PROGRAMMED STOP- ROXM LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     TEST SET FAULT   100000011A144A18	! !
1	T1 77 (CONT)	BRANCH TO MAJOR 36 MINOR 72 ON NO-GD	
36 66 2	T177.2	TEST FOR READ XMB EN FAULT COMPARE THE B REGISTER TO A BRANCH TO MAJOR 36 MINOR 68 ON NO-GO	

	CECISION LEVEL	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	R EMARKS
36 67	3	F177.2.G	READ XMB FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I NOIGATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK	AAC103* S@1
36 68	3	F177.2.N	FAULT IN RCXM IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I NDICATORS   DISPLAY 1 REPLACE ASSEMBLIES NO GO   17777777711A1A2A18	
36 69 36 70				
36 71 36 72 36 73	1	T178	TEST RCW1, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 2FBFFF07FF READ & COMPARE WORD 1 WITH A	BREG->ROM+ ROM->MB
	2	F178.1	FAULT LOC WITHIN TEST 178, NOT A PROGRAMMED STOP- RCW1 LATCH NOT RESET	
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
	1	T178(CONT)	BRANCH TO MAJOR 36 MINOR 79 ON NO-GO	
36 74	2	T1 78.2	TEST FOR READ WI EN FAULT COMPARE THE B REGISTER TO A BRANCH TO MAJOR 36 MINOR 76 ON NO-GO	
36 75	3	F178.2.G	READ WI FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I NDICATORS I DISPLAY I REPLACE ASSEMBLIES	AAE035* S@1
36 76	3	F178.2.N	FAULT IN RCW1 IBT OR LATCH, OR INST DECODE MATRIX ENABLE VERTICAL PARITY CHECK PUNCH TAPE CODES - /E /D &C STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	INVALID INST = OCTAL 336

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I_MOTI_TEAET_TT_WAREKTT	INDICATORS	I I I INST DECODE MATRIX
36 77 36 78	SPARE Spare	
36 79 1 T179 36 80	TEST FOR FAULT IN PART OF READ WI COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 36 MINOR 81 ON NO-GO BRANCH TO MAJOR 36 MINOR 86	
36 81 2 F179.N	FAULT IN PART OF READ WI ENABLE VERTICAL PARTTY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   711212416   NO-GO   1 37011212417   NO-GO   1 3760000112124217   NO-GO   1 17740000000112124217   NO-GO   1 177400000000112124217   NO-GO   1 17740000000112124217   NO-GO   1 177400000000112124217   NO-GO   1 1774000000000000000000000000000000000	† 
36 82 36 83 36 84 36 85	SPARE SPARE SPARE SPARE	
36 86 1 T180 36 87	TEST RCW2, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 4FBFFF07FF READ & COMPARE WORD 2 WITH A	BREG->ROM- ROM->CM DR
2 F180.1	FAULT LOC WITHIN TEST 180. NOT A PROGRAMMED STOP- RCW2 LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ITEST SET FAULT   1000000114144415	3
1 T180(CONT)	BRANCH TO MAJOR 36 MINOR 93 ON NO-GO	
36 88 2 T180-2	TEST FOR FAULT IN READ WI EN COMPARE THE B REGISTER TO A BRANCH TO MAJOR 36 MINOR 90 ON NO-GO	

	DECISION LEVEL	TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
36 89	3	F180.2.G	READ W2 FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   J BLANK   LANASA15	AAE036* SƏ1
36 90	3	F180.2.N	FAULT IN RCW2 IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	
36 91 36 92			SPARE SPARE	
36 93 36 94	1	7181	TEST FOR FAULT IN PART OF READ W2 COMPARE THE B REGISTER TO AFFFFFF BRANCH TO MAJOR 36 MINOR 95 ON NO-GO BRANCH TO MAJOR 36 MINOR 98	
36 95	2	F181.N	FAULT IN PART OF READ W2 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   BEPLACE ASSEMBLIES     NO GO	
36 96 36 97			SPARE SPARE	
36 98 36 99			ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

	LEYEL .	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
37 00	2	F192.2	FAULT IN 5SB OR 88C738* INPUT TO MBCO61	
			I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
			PUNCH TAPE LEACER 12 INCHES LONG	
			INITIALIZE  DEFINE SELF TEST TAPE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  (GTC003*)  ENABLE LOW LEVEL ON GTC001*  BRANCH TO MAJOR 37 MINOR 3	
37 01			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
37 02	1	T31	TEST OF TAPE SEARCH TO ADDR < PRESENT ADDR PREVIOUS TEST = (02)T30 BRANCH TO MAJOR 21 MINOR 2	
37 03 37 04	1	T182	TEST RCW3, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFF READ & COMPARE WORD 3 WITH A	
	2	F182.1	FAULT LOC WITHIN TEST 182, NOT A PROGRAMMED STOP- RCW3 LATCH NOT RESET    INDIGATORS   DISPLAY   REPLACE ASSEMBLIES   TEST SET FAULT   100000011a1a4a18	
	1	T182(CONT)	BRANCH TO MAJOR 37 MINOR 11 ON NO-GO	
37 05	2	T182.2	TEST FOR FAULT IN READ W3 EN COMPARE THE B REGISTER TO A BRANCH TO MAJOR 37 MINOR 7 ON NO-GO	
37 06	3	F182.2.G	READ W3 FAULT Enable vertical parity check Stop Tape, display c register, no-go light on	

TESTIDE		TEST/FAULT NUMBER	SELF-TEST PROGRAM	REMARKS
			I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES	AAE038* S@1
37 07	3	F182.2.N	FAULT IN RCW3 IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   XXXX000000 1A1A2A16   LIAIA4A18	
37 08 37 09 37 10			SPARE SPARE SPARE	
37 11 37 12	1	T1 83	TEST FOR FAULT IN PART OF READ W3 COMPARE THE B REGISTER TO AFF BRANCH TO MAJOR 37 MINOR 13 ON NO-GO BRANCH TO MAJOR 37 MINOR 18	
37 13	2	F183.N	FAULT IN PART OF READ W3  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY L REPLACE ASSEMBLIES NO GO I XXXXQQQQQQILAIA4A19	
37 14 37 15 37 16 37 17			SPARE SPARE SPARE SPARE	
37 18 37 19	1	T184	TEST RCEX, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH A0000300 READ & COMPARE THE EXTERNAL MEMORY WORD WITH A	
	2	F184.1	FAULT LOC WITHIN TEST 184, NOT A PROGRAMMED STOP- RCEX LATCH NOT RESET	

	LEVEL	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
			INDICATORS I DISPLAY I REPLACE ASSEMBLIES IEST SET FAULT I 100000011A1A4A18	
	1	T184(CONT)	BRANCH TO MAJOR 37 MINOR 26 ON NO-GO	
37 20	2	T184.2	TEST FOR FAULT IN READ EXMW COMPARE THE B REGISTER TO A BRANCH TO MAJOR 37 MINOR 22 ON NO-GO	
37 21	3	F184.2.G	READ EXMW FAULT  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	AAC037* SƏl
37 22	3	F184•2•N	FAULT IN RCEX 18T OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   BEPLACE ASSEMBLIES     NO GO	ARCUSTY SEL
37 23 37 24 37 25			SPARE SPARE SPARE	
37 26 37 27	1	T185	TEST RCM1, COMPARE => NO-GO RESET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST CIU CLOCK MODE (GTC003*) SERIALLY LOAD THE B REGISTER WITH AFFFFFE READ & COMPARE MISCELLANEOUS WORD 1 WITH A	
	2	F185•1	FAULT LOC WITHIN TEST 185, NOT A PROGRAMMED STOP- RCM1 LATCH NOT RESET	
	1	T185(CONT)	ITEST SET FAULT 1 100000011A1A4A18 SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*) BRANCH TO MAJOR 37 MINOR 34 ON NO-GO	
37 28	2	T185•2	TEST FOR FAULT IN READ MTW1 COMPARE THE B REGISTER TO A BRANCH TO MAJOR 37 MINOR 30 ON NO-GO	

	LEYEL	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
37 29	3	F185.2.G	READ MTW1 FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I BLANK ILALASA20	   AACO38* S@1
37 30	3	F185-2-N	FAULT IN RCM1 IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDIGATORS I DISPLAY REPLACE ASSEMBLIES [NO GO   1777777740 1A1A2A16	
37 31 37 32 37 33			SPARE SPARE SPARE	
37 34 37 35	1	T186	TEST FOR FAULT IN PART OF READ MTW1 COMPARE THE B REGISTER TO AFFFFF2 BRANCH TO MAJOR 37 MINOR 36 ON NO-GO BRANCH TO MAJOR 37 MINOR 41	
37 36	2	F186.N	FAULT IN PART OF READ MTW1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	<b> </b>
37 37 37 38 37 39 37 40			SPARE SPARE SPARE SPARE SPARE	
37 41 37 42	1	T187	TEST RCPJ, COMPARE => NO-GO SERIALLY LOAD THE B REGISTER WITH AFFFFFF READ & COMPARE PJB LINES WITH A	
	2	F187.1	FAULT LOC WITHIN TEST 187, NOT A PROGRAPMED STOP- RCPJ LATCH NOT RESET	

ITEST CECISION		SELF-TEST PROGRAM	I REMARKS
I_NO_I_LEVEL	NUMBER	må	I
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ITEST SET FAULT   100000012A1A2A09	
1	T187(CONT)	BRANCH TO MAJOR 37 MINOR 49 ON NO-GO	
37 43 2	T187.2	TEST FOR FAULT IN READ PJB COMPARE THE B REGISTER TO A BRANCH TO MAJOR 37 MINOR 45 ON NO-GO	
37 44 3	F187.2.G	READ PJB FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO.GO   I BLANK   IZA1AZAO9	AAC002* \$31
37 45 3	F187.2.N	FAULT IN RCPJ IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO-GO   1177777777712A1A2A12.93	
37 46 37 47 37 48		SPARE SPARE SPARE	
37 49 1 37 50	T188	TEST RCM2, COMPARE => NO-GO SERTALLY LOAD THE B REGISTER WITH AFFFFEOO READ & COMPARE MISCELLANEOUS WORD 2 WITH A	
2	F188.1	FAULT LOC WITHIN TEST 188, NOT A PROGRAMMED STOP- RCM2 LATCH NOT RESET	
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ITESI SET FAULT   100000012A1A2A07	<u> </u>
1	T188(CONT)	BRANCH TO MAJOR 37 MINOR 57 ON NO-GO	
37 51 2	T188.2	TEST FOR FAULT IN READ MTW2 COMPARE THE B REGISTER TO A BRANCH TO MAJOR 37 MINOR 53 ON NO-GO	
37 52 3	F188.2.G	READ MTW2 FAULT Enable vertical parity check Stop Tape, display c register, no-go light on	

ITESTI DE		TEST/FAULT	SELF-TEST PROGRAM	R EMARK S
1,000			IINDICATORS   DISPLAY   REPLACE ASSEMBLIES	   AACOO3* S@1
37 53	3	F188.2.N	FAULT IN RCM2 IBT OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, ND-GO LIGHT ON  (	
37 54			SPARE	
37 55 37 56			SPARE SPARE	
37 57 37 58	1	T189	TEST RCDW, COMPARE ≈> NO-GO SERIALLY LOAD THE B REGISTER WITH A3218 READ & COMPARE DISCRETE WORD WITH A	
	2	F189.1	FAULT LOC WITHIN TEST 189, NOT A PROGRAMMED STOP- RCDW LATCH NOT RESET    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     TEST_SET_FAULT   100000012A1A2A07     BRANCH TO MAJOR 37 MINOR 65 ON NO-GO	
37 59	2	Т189.2	TEST FOR FAULT IN READ DOWD COMPARE THE B REGISTER TO A BRANCH TO MAJOR 37 MINOR 61 ON NO-GO	
37 60	3	F189.2.G	READ DOWD FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I BLANK	I   AACOO4* SƏ1
37 61	3	F189.2.N	FAULT IN RCDW IBT OR LATCH Enable vertical parity check Stop Tape, display c register, no-go light on	

TESTIDECISION   TES	T/FAULT   UMBER 1	SELF-TEST PROGRAM	I REMARKS
37 62	IINDICATORS INO_GO	DISPLAY   REPLACE ASSEMBLIES	
37 63 37 64 37 65 1 T190	TEST RMRA. MR->AREG PARA	ALLEL, CREG -> WD1* DR -> NAD* REC -> AREG ON	
37 66	RMBA' SERIALLY LOAD THE B RE COMPARE THE B REGISTER	EGISTER WITH A5555555 R TO F DE 2-LOAD SELF TEST REGISTER WITH 8F8FFF08FF DFFFFFFF	CREG=55555555 CREG->ROM, ROM->WD1 DR CREG=555555555->WD1 DR,
	COMPARE THE B REGISTER BRANCH TO MAJOR 37 MIN BRANCH TO MAJOR 37 MIN	R TO THE A REGISTER NOR 69 ON NO-GO	MB(NAD)REC->AREG = A555555
37 67 37 68	SPARE Spare		
37 69 2 T190	ENABLE VERTICAL PARITY		
	I INDICATORS	DISPLAY	RMBA IBT OR AREG CLK EN
	NO_GO	1 425252525212A1A1A17 [	IAD204 S20
	INO_GOINO_GO	1 425240000012A1A1A17 1 2525212A1A1A17 1 2525212A1A1A17	IRA055* SƏ1   IRA056* SƏ1
	ING GO	52525252511A1A4A16	INPUT TO GACOOP Sal
	NO GO	1240000000012A1A1A12	AREG PE
	I NO_GO	1 5000000012A1A1A12 1 240000012A1A1A12	AREG PE AREG PE
	INO_GO	1 120000012A1A1A12	AREG PE
	NO GO	[ 50000[2A1A1A11	AREG PE
	INO GO	1 240012A1A1A11 12012A1A1A11	AREG PE AREG PE
	190 GO.	5128181811	AREG PE
37 70	SPARE		
37 71 37 72	SPARE Spare		
37 73 1 T191 37 74	TEST RMBA => XTD104*=0 SERIALLY LOAD THE B R	EGISTER WITH A	

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
	INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFEF LOAD A REGISTER WITH A0000800 READ THE MB LINES INTO THE A REGISTER COMPARE THE B REGISTER TO THE A REGISTER LOGICALLY "AND" C REGISTER AND A00008 - RESULT IN B & C #EGISTER BRANCH TO MAJOR 37 MINOR 77 ON NO-GO BRANCH TO MAJOR 37 MINOR 98	MTW2->RIM
37 75 37 76	SPARE SPARE	
37 77 2 F191.N	INPUT TO CACLO6 SƏL ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS LOISPLAY BEPLACE ASSEMBLIES IND-GO L 400011A1A4A19	
37 78 37 79 37 80 37 81 37 82 37 83 37 84 37 85 37 86 37 87 37 88 37 89 37 90 37 91 37 92 37 93 37 94 37 95 37 96 37 97	SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE	
37 98 37 99	ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

TESTID		TEST/FAULT	SELF-TEST PROGRAM	1	REMARKS
38 00	2	F30.10 F192.3	FAULT IN 6SB. 7SB. LSB OF MABC. OR CBC436* S@O		
			I INDICATORS I DISPLAY I REPLACE ASSEMBLIES LIEST SET FAULT 12100000000011A1A1A121.231	-	
			PUNCH TAPE LEADER 12 INCHES LONG BRANCH TO MAJOR 38 MINOR 3		
38 01 38 02			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON		
38 03	1	Т192	TEST 5SB OF MABC & INPUT TO MBCO61 BRANCH TO MAJOR 39 MINOR 2		
38 04			END OF MAJOR TEST		

TESTIDECISION	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
39 00 2	F30-11 F242-2 F282-1 F283-1	FAULT IN MABC    INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
39 01 39 02 39 03		PUNCH TAPE LEADER 12 INCHES LONG BRANCH TO MAJOR 39 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON ENC OF MAJOR TEST	

	SION   TEST/FAULT /EL L NUMBER	SELF-TEST PROGRAM	REMARK
	*******	***************************************	******
	* * *	COMPUTER FLAGS CONTOL TESTS	* * *
40 00		INITIALIZE  DEFINE SELF TEST TAPE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  (GTC003*)  ENABLE LOW LEVEL ON GTC001*  BRANCH TO MAJOR 40 MINOR 3	
40 01 40 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
40 03 1 40 04	T195	TEST SET I/O COMPLETE, GTC010*=0 -> QUT009 PREVIOUS TEST = (38)T192 SET THE I/O COMPLETE FLAG (GTC010*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A LUGICALLY 'AND' C REGISTER AND A008 - RESULT IN B & C REGISTER BRANCH TO MAJOR 40 MINOR 5 ON NO-GO BRANCH TO MAJOR 40 MINOR 6	
40 05 2	F195.N	FAULT IN SIDC  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   2000000    124424   12474   181	
40 06 1 40 07	T196	RESET I/O COMPLETE  RESET THE I/O COMPLETE FLAG (GTCO10*)  READ & COMPARE MISCELLANEOUS WORD 1 WITH AOOB  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS  BRANCH TO MAJOR 40 MINOR B ON NO-GO  BRANCH TO MAJOR 40 MINOR 12	
40 08 2	F196.N	FAULT IN RIOC Enable vertical parity check Stop tape, display c register, NO-GO light on	

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM
	INDICATORS I DISPLAY I REPLACE ASSEMBLIES NO GO I 200000012A1A2A112+171
40 09 40 10	SPARE SPARE
40 11	SPARE
40 12 1 T197 40 13	TEST SET SERIAL I/O CONTROL, GTCO11*=0 -> QUTO10 SET THE SERIAL I/O CONTROL FLAG (GTCO11*) READ & COMPARE MISCELLAMEOUS WORD 1 WITH A LOGICALLY *AND' C REGISTER AND AOO4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 40 MINOR 14 ON NO-GO BRANCH TO MAJOR 40 MINOR 15
40 14 2 F197.N	FAULT IN SSIO ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES
40 15 1 T198 40 16	TEST RESET SERIAL I/O CONTROL RESET THE SERIAL I/O CONTROL FLAG (GTCO11*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A004 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 40 MINOR 17 ON NO-GO BRANCH TO MAJOR 40 MINOR 21
40 17 2 F198.N	FAULT IN RSIO ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
	I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATORS   1 100000012A1A2A(12.22)
40 18 40 19 40 20	SPARE SPARE SPARE
40 21 1 T199 40 22	TEST SET SERIAL INPUT DATA, GTC012*=0 -> QUT011 SET THE SERIAL INPUT DATA FLAG (GTC012*) READ & COMPARE MISCELLAMEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND A002 - RESULT IN B & C REGISTER BRANCH TO MAJOR 40 MINOR 23 ON NO-GO

REMARKS

TEST DECISI   NO.1 LEVI	ON   TEST/FAULT	SELF-TEST PROGRAM
		BRANCH TO MAJOR 40 MINOR 24
40 23 2	F199.N	FAULT IN SSID Enable vertical parity check Stop Tape, display c register, no-go light on
		INDICATORS
40 24 1 40 25	Т200	TEST RESET SERIAL INPUT DATA RESET THE SERIAL INPUT DATA FLAG (GTCO12*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A002 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 40 MINOR 26 ON NO-GO BRANCH TO MAJOR 40 MINOR 30
40 26 2	F200•N	FAULT IN RSID Enable vertical parity check Stop tape, display c register, no-go light on
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES INO GO   40000012A1A2A112.241
40 27 40 28 40 29		SPARE SPARE SPARE
40 30 1 40 31	T2 01	TEST INHIBIT MEMORY CONTROL, GTCO14**O -> QUTO13 SET THE INHIBIT MEMORY CONTROL FLAG (GTCO14*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND AOOOB - RESULT IN B & C REGISTER BRANCH TO MAJOR 40 MINOR 32 ON NO-GO BRANCH TO MAJOR 40 MINOR 33
40 32 2	F201•N	FAULT IN SINM ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   100000  1A1A4A07
40 33 1 40 34	T2 02	RESET INHIBIT MEMORY CONTROL  RESET THE INHIBIT MEMORY CONTROL FLAG (GTCO14*)  READ & COMPARE MISCELLANEOUS WORD 1 WITH A0008  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS

REMARKS

ITESTICECISION	TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
		BRANCH TO MAJOR 40 MINOR 35 ON NO-GO BRANCH TO MAJOR 40 MINOR 39	
40 35 2	F202•N	FAULT IN RINM ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I 10000011A1A2A111-161	<b> </b>
40 36 40 37 40 38		SPARE SPARE SPARE	
40 39 1 40 40	T2 03	SET INHIBIT PROCEED, GTC002*=0 -> QUT007 SET THE INHIBIT PROCEED FLAG (GTC002*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND A02 - RESULT IN B & C REGISTER BRANCH TO MAJOR 40 MINOR 41 ON NO-GO BRANCH TO MAJOR 40 MINOR 42	
40 41 2	F2 03 • N	FAULT IN SINP ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON INDICATORS I DISPLAY I REPLACE ASSEMBLIES	!
		NO GO	
40 42 1 40 43	T2 04	RESET INHIBIT PROCEED RESET THE INHIBIT PROCEED FLAG (GTCOO2*) READ & COMPARE MISCELLANEOUS WORD 1 WITH #02 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 40 MINOR 44 ON NO-GO BRANCH TO MAJOR 40 MINOR 48	
40 44 2	F2 04.N	FAULT IN RINP ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM I
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES
	INO_GOI1000000011A1A2A(10x16)I
40 45 40 46	SPARE
40 47	SPARE SPARE
40 48 1 T205 40 49	TEST SET CLEAR-WRITE MEMORY, GTC021*=0 -> QUT016 SET THE CLEAR WRITE MEMORY FLAG (GTC021*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND A0001 - RESULT IN B & C REGISTER BRANCH TO MAJOR 40 MINOR 50 ON NO-GO BRANCH TO MAJOR 40 MINOR 51
40 50 2 F205.N	FAULT IN SCWM ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
	INDICATORS
40 51 1 T206 40 52	TEST RESET CLEAR-WRITE MEMORY  RESET THE CLEAR WRITE MEMORY FLAG (GTCO21*)  READ & COMPARE MISCELLANEOUS WORD 1 WITH A0001  LOGICALLY "AND" C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS  BRANCH TO MAJOR 40 MINOR 53 ON NO-GO  BRANCH TO MAJOR 40 MINOR 57
40 53 2 F206 <sub>•</sub> N	FAULT IN RCWM ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES
40 54 40 55 40 56	SPARE SPARE SPARE
40 57 1 T207 40 58	TEST SET INHIBIT INCREMENT CP,GTC003*=0 -> QUT008 SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND A01 - RESULT IN B & C REGISTER

REMARKS

TESTICECISION NO.1 LEVEL		SELF-TEST PROGRAM	REMARKS
		BRANCH TO MAJOR 40 MINOR 59 ON NO-GO BRANCH TO MAJOR 40 MINOR 60	
0 59 2	F207.N	FAULT IN SIIC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS	
60 60 1 60 61	T2 08	TEST RESET INHIBIT INCREMENT CP  RESET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST CIU CLOCK MODE  (GTC003*)  READ & COMPARE MISCELLANEOUS WORD 1 WITH A01  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS  BRANCH TO MAJOR 40 MINOR 62 ON NO-GO  BRANCH TO MAJOR 40 MINOR 66	
+0 62 2	F208•N	FAULT IN RIIC  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND-GO   4000000  141424(11.16)	
÷0 63		SPARE	
0 64 0 65		SPARE SPARE	
40 66 1 40 67	T2 09	TEST SET INITIATE INSTRUCTION CYCLE SET THE INITIATE INSTRUCTION CYCLE FLAG (GTCO20*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND A0004 - RESULT IN B & C REGISTER BRANCH TO MAJOR 40 MINOR 68 ON NO-GO BRANCH TO MAJOR 40 MINOR 69	
40 68 2	F209.N	FAULT IN SINC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
,	INDICATORS   DISPLAY   REPLACE ASSEMBLIES	•
40 69 1 T210 40 70	TEST RESET INITIATE INSTRUCTION CYCLE RESET THE INITIATE INSTRUCTION CYCLE FLAG (GTC020*) READ & COMPARE MISCELLANEOUS WORD 1 WITH A0004 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 40 MINOR 71 ON NO-GO BRANCH TO MAJOR 40 MINOR 75	
40 71 2 F210.N	FAULT IN RINC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO-GO   400000011A1A2A(14,16)	
40 72 40 73 40 74	SPARE SPARE SPARE	
40 75 1 T211 40 76	TEST SET INCREMENT CP, GTCO22*=0 -> QUT017  SET THE INCREMENT CP FLAG (GTCO22*)  READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND A00008 - RESULT IN B & C REGISTER  BRANCH TO MAJOR 40 MINOR 77 ON NO-GO BRANCH TO MAJOR 40 MINOR 78	
40 77 2 F211.N	FAULT IN SICP ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   4000 1A1A4A04     INDICATORS   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR     INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   INDICATOR   I	
40 78 1 T212 40 79	TEST RESET INCREMENT CP  RESET THE INCREMENT CP FLAG (GTC022*)  READ & COMPARE MISCELLANEOUS WORD 1 WITH A00008  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS  BRANCH TO MAJOR 40 MINOR 80 ON NO-GO  BRANCH TO MAJOR 40 MINOR 84	
40 80 2 F212.N	FAULT IN RICP	

TESTI CECISION	I TEST/FAULT	SELF-TEST PROGRAM	! REMARKS
		ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN	
		I INDICATORS I DISPLAY I REPLACE ASSEMBLIES NO GD I 4000  A  A2A(1).17)	:
40 81 40 82		SPARE SPARE	
40 83		SPARE	
40 84 1	T213	TEST GENERATE COMPUTER INTERUPT  XTM135*=0 -> QUT019  XTM136*=1 -> QUT020	
40 85		ENABLE COMPUTER RESET (GTC000*) GENERATE COMPUTER INTERRUPT WITH CODE OF 2 SIGNAL ON IS XTW136* READ & COMPARE MISCELLANEOUS WORD 1 WITH A00001 LOGICALLY 'AND' C REGISTER AND A00003 - RESULT IN B & C REGISTER BRANCH TO MAJOR 40 MINOR 86 ON NO-GO BRANCH TO MAJOR 40 MINOR 87	
40 86 2	F213.N	FAULT IN GINT OR XTN135*->QUT019 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   1000 1A A2A(4,10,12,13,14)	-    -  -   KTW126
40 87 1 40 88	T21 <b>4</b>	TEST RESET OF INTERUPT REQUESTS SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTCOO3*) ENABLE CONTROLLED TIMING PULSE INTERVAL 10 ON GTCOO1* READ & COMPARE-MISCELLANEOUS WORD 1 WITH A00003 LOGICALLY 'AND' C REGISTER AND A00003 - RESULT IN B & C REGISTER BRANCH TO MAJOR 40 MINOR 89 ON NO-GO BRANCH TO MAJOP 40 MINOR 90	
40 89 2	F214•N	FAULT IN RESET OF INTERUPT REQUESTS ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECTSION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES	   KTW125
40 90 1 40 91	T215	TEST GENERATE COMPUTER INTERUPT  XTW135*=1 -> QUT019  XTW136*=0 -> QUT020  ENABLE COMPUTER RESET (GTC000*)  GENERATE COMPUTER INTERRUPT WITH CODE OF 1 SIGNAL ON IS XTW135*  READ & COMPARE MISCELLANEOUS WORD 1 WITH A00002  LOGICALLY *AND* C REGISTER AND A00003 - RESULT IN B & C REGISTER  BRANCH TO MAJOR 40 MINOR 92 ON NO-GO  BRANCH TO MAJOR 40 MINOR 93	
40 92 2	F215•N	FAULT IN XTW136*->QUT019 OR KTW125  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDIGATORS_	   KTW125 
40 93 1 40 94	T216	TEST RESET OF KTW126 ENABLE CONTROLLED TIMING PULSE INTERVAL 10 ON GTC001* READ & COMPARE MISCELLANEOUS WORD 1 WITH A00003 LOGICALLY 'AND' C REGISTER AND A00003 - RESULT IN B & C REGISTER BRANCH TO MAJOR 40 MINOR 95 ON NO-GO BRANCH TO MAJOR 40 MINOR 98	
40 95 2	F216.N	FAULT IN RESET OF KTW126 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	<b>¦</b>
40 96 40 97		SPARE SPARE	
, 40 98 40 99		ENABLE VERTICAL PARTTY CHECK END OF MAJOR TEST	

ITESTICECISION   TE	ST/FAULT   SELF-TEST PROGRAM	REMARKS
1_UVA1	UV (MLB	
41 00	BRANCH TO MAJOR 41 MINOR 3	
41 01	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
41 02	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
41 03	END OF MAJOR TEST	

ITESTIDECISION   TEST/F		SELF-TEST PROGRAM	REMARKS
42 00	BRANCH TO MA	JOR 42 MINOR 3	
42 01	STOP TAPE, D	ISPLAY C REGISTER, NO-GO LIGHT ON	
42 02	STOP TAPE. D	ISPLAY C REGISTER. NO-GO LIGHT ON	
42 03	END OF MAJOR	TEST	

TESTIDECISION   TEST	T/FAULT	SELF-TEST PROGRAM	 REMARKS
I-MU-1-LEXELINI	JBBES		 
43 00	BRANCH TO	MAJOR 43 MINOR 3	
43 01	STOP TAPE	, DISPLAY C REGISTER, NO-GO LIGHT ON	
43 02	STOP TAPE	, DISPLAY C REGISTER, NO-GO LIGHT ON	
43 03	END OF MA	JOR TEST	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS   	
44 00	BRANCH TO MAJOR 44 MINOR 3		
<b>44 01</b> 1 T282	TEST INPUT TO MBCO61 FOR Sal PREVIOUS TEST = (52)T281 BRANCH TO MAJOR 53 MINOR 2		
44 02 44 03	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST		

	ECISION LEVEL	TEST/FAULT L NUMBER	SELF-TEST PROGRAM	I REMARKS
<u> 110a.i</u>	LE YEL	I NUBBER		
	1	************* k	***************************************	*********
			TESTS OF EIP / EOP CONTROL - MAJORS 45 & 46	*
	,		TESTS T220 - T242	*
	*	***********	***************************************	********
45 00			INITIALIZE DEFINE SELF TEST TAPE	
			SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*)	
			ENABLE LOW LEVEL ON GTC001*	
			BRANCH TO MAJOR 45 MINOR 3	
45 01	,	F281.1	BBC739* Sal	
45 01	-	720111	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES	l
			NO_GOBLANK[1A1A1A(21.23)	t
45 02			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
45 02			STOP TAPE, DISPLAT C REGISTER, NO-60 LIGHT ON	
45 03	1	T220	TEST EIP 1350 I/O CMPLT -> RESET TST2(SIM NG-GO), BREG -> EB SERIAL	
45 04			PREVIOUS TEST = (40)T216 SERIALLY LOAD THE B REGISTER WITH AAAAAAAA	
77 07			INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF	SIM NO-GO
			LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ABA200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ABA000	EA =1350 ACTIVATE I/O REQ
			BRANCH TO MAJOR 45 MINOR 5 ON NO-GO	ACTIVALE 170 KER
	2	F220.1	FAULT LOC WITHIN TEST T220 - EIP/EOP CONTROL MALFUNCTION	
			I INDICATORS   LDISPLAY   REPLACE ASSEMBLIES	1
			IIESI SET FAULI 1 40000012A1A1A05	fEC147 Sa0
			TEST_SET_FAULT   200100 2A1A2A(12.13.17.18.20.21)	AECO47   IEC272* S@1
				I
	1	T220(CONT)	BRANCH TO MAJOR 45 MINOR 24	
45.05		<b>7</b> 000 0	TEST 500 0000 110 0000 7 1 00000 TOOLS 100000 10000	
45 05 45 06	2	T220.2	TEST EOP 0370 I/O CMPLT -> RESET TST2(SIM NO-GO) LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E200	EA = 0370
			LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E000 BRANCH TO MAJOR 45 MINOR 7 ON NO-GO	ACTIVATE I/O REQ
			BRANCH TO MAJOR 45 MINOR 11	

		I TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
45 07		F220.2.N	FAULT IN EA DECODES OR SYNCHRONIZED I/O REQ ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK   1241424(13:14:15:16)	CECO99 NOT ACTIVE
45 08 45 09 45 10 45 11			SPARE SPARE SPARE SPARE	
45 12	3	T220.2.G	TEST EOP 0351 I/O CMPLT -> RESET TST2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3A600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3A400 BRANCH TO MAJOR 45 MINOR 13 ON NO-GO	EA=0351 ACTIVATE I/O REQ
	4	F220.2.GG	FAULT IN EIP 1350 DECODE OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   BLANK   12A1A2A(15.16.17.18)	AEC035* S@l OR [EC046* S@l
45 13 45 14	4	T220.2.GN	TEST EOP 0352 I/O CMPLT -> RESET TST2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3AAOO LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3ABOO BRANCH TO MAJOR 45 MINOR 15 ON NO-GO	EA=0352 ACTIVATE I/O REQ
	5	F220.2.GNG	FAULT IN AECO47->I/O CMPLT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND. GO	AEC491* SƏ1
45 15	5	F220.2.GNN	FAULT IN EA DECOTE LOGIC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDIGATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   NO-	IED051 OR IED037
45 16 45 17 45 18 45 19 45 20			SPARE SPARE SPARE SPARE SPARE SPARE	

TESTID		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
45 21 45 22 45 23			SPARE SPARE SPARE	
45 24 45 25	ı	T221	TEST DATA TRANSFER OF EIP 1350 IN T220, SERIAL BREG->GTC012*->QUB000->BREG 28 BITS. COMPARE THE B REGISTER TO 05555555	TEST FOR 20 BITS INVERTED, MSHD NOT TRANSFERED
	2	F221.1	FAULT LOC WITHIN TEST T221- DATA SATURATED BREG    INDICATORS	   NRB121* 
	1	T221(CONT)	BRANCH TO MAJOR 45 MINOR 26 ON NO-GO Branch to Major 45 minor 37	
45 26 45 27	2	T221.2	TEST FOR NO MEND 28 BITSM COMPARE THE B REGISTER TO 55555555 BRANCH TO MAJOR 45 MINOR 28 ON NO-GO	
	3	F221.2.G	FAULT IN "END 28 BITS" ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY L REPLACE ASSEMBLIES   NO GO   BLANK   24141405   1241424(17:18:20:21:23)	   KEC232* S@1 !
45 28 45 29	3	T221.2.N	TEST FOR DATA TO EB Sal Compare the B register to offfffff Branch to Major 45 minor 30 on No-Go	
	4	F221.2.NG	FAULT IN BREG->GTC012*->QUB000->BREG, DATA S#1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDIGATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   ZAIAIAZO   LAIAIAZA   LA	   QUB000 S#1 
45 30 45 31	4	T221.2.NN	TEST FOR FAULT IN INHIBIT BREG END AROUND COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 45 MINOR 32 ON NO-GO	
	5	F221.2.NNG	NO INHIBIT OF BREG SHIFT END AROUND => BREG<-BREG+GTC012*	

TESTIDECTSTO	ON I TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
		ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	   AEC531* S@1
45 32 5 45 33	T221.2.NNN	TEST FOR NO CHANGE TO BREG DATA COMPARE THE B REGISTER TO AAAAAAAA BRANCH TO MAJOR 45 MINOR 34 ON NO-GO	
6	F221.2.NNN >G	FAULT IN SHIFT CLOCKS TO BREG ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDIGATORS I DISPLAY I REPLACE ASSEMBLIES INO GO I BLANK   2A1A1A03	   AEC226* S@1 
45 34 6 45 35	T221. 2. NNN >N	TEST FOR FAULT IL "EDP MODE SER DATA EN" COMPARE THE B REGISTER TO F5555555 BRANCH TO MAJOR 45 MINOR 36 ON NO-GO	
7	F221.2.NNN >NG	KEC232* INPUT TO AEC214* S21 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDIGATORS L DISPLAY I REPLACE ASSEMBLIES IND GO L BLANK J2A1A2A2O	<b>!</b>
45 36 7	F221.2.NNN >NN	NOT A NORMAL FAULT LOCATION ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	! ! !
45 37 1 45 38	T222	TEST EIP 1341 I/O CMPLT -> RESET TST2(SIM NO-GO), AREGITAPE)->EB SERIAL INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AB8600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AB8400 LOAD EIP DATA FIELD 555555 INTO A REGISTER	SIM NO-GO EA=1341 ACTIVATE I/O REQ ONLY 6 DATA CHAR TO TEST

	CECISION	TEST/FAULT	SELF-TEST PROGRAM	R EMARKS
	2	F222.1	FAULT LOC WITHIN TEST T222- EIP 1341 LATCH NOT RESET  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   TEST SET FAULT   200100124142418	CLEAR OF AREG
	1	T222(CONT)	BRANCH TO MAJOR 45 MINOR 39 ON NO-GO BRANCH TO MAJOR 45 MINOR 46	
45 39 45 40	2	T222•2	TEST EIP 1340 I/O CMPLT -> RESET TST2(SIM NO-GO) LOAD DISCRETE IMPUT WORD (EIP/EOP CODE) WITH AB8200 LOAD DISCRETE IMPUT WORD (EIP/EOP CODE) WITH AB8000 LOAD DISCRETE IMPUT WORD (EIP/EOP CODE) /ITH B8200  LOAD DISCRETE IMPUT WORD (EIP/EOP CODE) WITH B8000 BRANCH TO MAJOR 45 MINOR 41 ON NO-GO	EA=1340 ACTIVATE I/O REQ EA = 1340 ASSUMING SRT DATA EN ACTIVE ACTIVATE I/O REQ
	3	F222.2.G	FAULT IN EIP 1341 DECODE OR LATCH, OR DEIP IBT OR LATCH ENABLE VERTICAL PARTTY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	AEC062* \$31
45 41	3	F222.2.N	FAULT IN EA DECODE LOGIC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	1 1 1 ED050
45 42 45 43 45 44 45 45			SPARE SPARE SPARE SPARE	
45 46 45 47	1	T223	TEST DATA TRÂNSFER OF EIP 1341 IN T222, SERIAL AREG->GTCO12*->QUBOOO->BREG 28 BITS COMPARE THE B REGISTER TO OAAAAAAF	TEST FOR 28 BITS FROM AREG
	2	F123.1	FAULT LOC WITHIN TEST T223- DATA TO BREG SATURATED	INVERTED TO BREG

	LEVEL	TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
			I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   TEST_SET_FAULT   2000[2A]A2A(18.23.24)	   CEC238* SaO
	1	T223(CONT)	BRANCH TO MAJOR 45 MINOR 48 ON NO-GO BRANCH TO MAJOR 45 MINOR 61	
5 48 5 49	2	T223.2	TEST FOR DATA -> EB S@l COMPARE THE B REGISTER TO OFFFFFFF BRANCH TO MAJOR 45 MINOR 50 ON NO-GO	
	3	F223.2.G	DATA -> EB SƏ1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I INDIGATORS   DISPLAY   REPLACE ASSEMBLIES   INDIGO   BLANK   2 A1 A1 A04	1   AEC215* OR CEC238* SƏ1 
5 50 5 51	3	T223.2.N	TEST FOR NO CHANGE TO BREG DATA COMPARE THE B REGISTER TO 0555555 BRANCH TO MAJOR 45 MINOR 52 ON NO-GO	BIT PATTERN IN BREG AFTE T220
	4	F223-2-NG	FAULT IN EN OF BREG CLOCK ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON INDICATORS L DISPLAY REPLACE ASSEMBLIES IND GO I BLANK 124142220	I I OPEN INPUT TO AEC216
5 52 5 53	4	T223.2.NN	TEST FOR NO CLEAR OF AREG COMPARE THE B REGISTER TO OAAAAAA BRANCH TO MAJOR 45 MINOR 54 ON NO-GO	
	5	F223.2.NNG	FAULT IN "CLEAR A #3" ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

ITESTICECISION   TEST		REMARKS
\ <u>-</u>	INDICATORS I DISPLAY I REPLACE ASSEMBLIES  INO GO I BLANK L2A1A2A17  2. NNN FAULT IN "EIP SHCRT DATA EN" OR NOT A NORMAL FAULT LOCATION ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY I REPLACE ASSEMBLIES	I INPUT TO CEC213 OPEN
	NO GO	     OPEN INPUT TO CRA121
45 55 45 56 45 57 45 58 45 59 45 60	SPARE SPARE SPARE SPARE SPARE SPARE	
45 61 1 T224 45 62	TEST EIP 1340 I/O CMPLT -> RESET TST2(SIM NO-GOI, AREG -> E8 SERIAL SERIALLY LOAD THE B REGISTER WITH AAAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF LOAD OISCRETE INPUT WORD (EIP/EOP CODE) WITH AB8200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AB8000 BRANCH TO MAJOR 45 MINOR 63 ON NO-GO	SIM NO-GO EA=1340 ACTIVATE I/O REQ
2 F224.	FAULT LOC WITHIN TEST T224- EIP 1340 LATCH NOT RESET  INDICATORS   DISPLAY   REPLACE ASSEMBLIES  ITEST SET FAULT   20010012A1A2A18  ITEST SET FAULT   10012A1A2A18	
1 T2240	CONT) BRANCH TO MAJOR 45 MINOR 67	
<b>45 63</b> 2 F224.	2 FAULT IN EIP 1340 DECODE OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDIGATORS   DISPLAY   REPLACE ASSEMBLIES INDIGO   BLANK   1241424(15:16:17:18)	   AECO34+ SƏ1
45 64 45 65 45 66	SPARE Spare Spare	
45 67 1 T225	TEST DATA TRANSFER OF EIP 1340 IN T224, AREG->GTC012*->QUB000->BREG	

		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
45 68			COMPARE THE B REGISTER TO 047FFFFF  BRANCH TO MAJOR 45 MINOR 69 ON NO-GO BRANCH TO MAJOR 45 MINOR 73	TEST FOR INVERTED EA 1340 CODE FROM AREG
45 69	2	F225.N	FAULT IN DATA TRANSFER AREG->EB ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, ND-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	OPEN INPUT TO AECO44
45 70 45 71 45 72			SPARE SPARE SPARE	
45 73 45 74	1	T226	TEST EIP 1360 I/O CMPLT -> RESET TST2(SIM NO-GO), CREG -> EB SERIAL INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ABC200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ABC000 BRANCH TO MAJOR 45 MINOR 75 ON NO-GO	SIM NO-GO EA=1360 ACTIVATE I/O REQ
	2	F226•1	FAULT LOC WITHIN TEST 1226- EIP 1360 LATCH NOT RESET    INDICATORS	
	1	T226(CONT)	BRANCH TO MAJOR 45 MINOR 78	
45 75	2	F226.2	FAULT IN EIP 1360 DECODE OR LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES   NO GO	AEC036* S@1
45 76 45 77			SPARE SPARE	
45 78 45 79	1	T227	TEST DATA TRANSFER OF EIP 1360 IN T226, CREG->GTCO12*->QUBOOO->BREG, 28 BITS ONLY SERIALLY LOAD THE B REGISTER WITH AAAAAAAO COMPARE THE B REGISTER TO 0000000A INITIATE SELF TEST MODE 2-RETAIN PREVIOUS BIT PATTERN IN SELF TEST REG. LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ABC200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ABC000 COMPARE THE B REGISTER TO 05555555	CREG = AAAAAAAA EA=1360 ACTIVATE I/O REQ

TESTIC		1 TEST/FAULT L NUMBER	SELF-TEST PROGRAM	I REMARKS
	2	F227•1	FAULT LOC WITHIN TEST T227- DATA FROM CREG TO BREG SATURATED    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   TEST SET FAULT   Z00012A1A2A22	   CEC218* S@O
	1	T227(CONT)	BRANCH TO MAJOR 45 MINOR 80 ON NO-GO Branch to Major 45 minor 86	
45 80	2	F227.2	FAULT IN TRANSFER OF DATA CREG -> EB ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS	AEC217* OR CEC218* S@1
45 81 45 82 45 83 45 84 45 85			SPARE SPARE SPARE SPARE SPARE SPARE	
45 86 45 87	1	T228	TEST EOP 0351 I/O CMPLT -> RESET TST2(SIM NO-GO), E8 -> BREG SERIAL SET THE SERIAL INPUT DATA FLAG (GTC012*) INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3A600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3A400 BRANCH TO MAJOR 45 MINOR 88 ON NO-GO RESET THE SERIAL INPUT DATA FLAG (GTC012*)	SIM EB = 0000000 SIM NO-GO EA = 0351 ACTIVATE I/O REQ
	2	F228.1	FAULT LOC WITHIN TEST T228- EOP 0351 RESET MALFUNCTION    INDICATORS	  -   BEC252* Sal
	1	T228(CONT)	BRANCH TO MAJOR 45 MINOR 92	
45 88	2	F228.2	FAULT IN EOP 0351 DECODE OR LATCH ENABLE VERTICAL PARITY CHECK RESET THE SERIAL INPUT DATA FLAG (GTC012*) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

NO-L LEVEL	N   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO.GO   BLANK   1241424(15:16:18)	   AECO37* Sal
89 90 91		SPARE SPARE SPARE	
92 1	T229	TEST DATA TRANSFER OF EDP 0351 IN T228, SSID=>GTC012*=0->QUB000->BREG, MSHD=A AFTER SHIFT COMPARE THE B REGISTER TO A	
2	F229•1	FAULT LOC WITHIN TEST T229- DATA EB -> BREG SATURATED	AEC028* Sal
1	T229(CONT)	BRANCH TO MAJOR 45 MINOR 94 ON NO-GO BRANCH TO MAJOR 45 MINOR 98	
94 2	F229.2	FAULT IN EB -> BREG DATA TRANSFER ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   BEPLACE ASSEMBLIES     NO_GO	INPUT TO AEC521 OPEN
95 96 97		SPARE SPARE SPARE	
98 99		ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

	ECISION LEVEL	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
46 00	•		INITIALIZE  CEFINE SELF TEST TAPE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  (GTC003*)  ENABLE LOW LEVEL ON GTC001*  BRANCH TO MAJOR 46 MINOR 3	
46 01 46 02			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
46 03 46 04	1	T230	TEST EOP 0356 I/O CMPLT -> RESET TST2, PJB REC -> BREG THEN BREG -> DIMR LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3BAOO SERIALLY LOAD THE B REGISTER WITH A3BB	EA # 0356 LOAD BREG WITH EA 0356 CODE AND I/O REQ FOR TRANS TO DIHR ON NEXT LDSI
			INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8FBFFF47FF LOAD DISCRETE-TNPUT WORD (EIP/EOP CODE) WITH AFA58 BRANCH TO MAJOR 46 MINOR 5 ON NO-GO BRANCH TO MAJOR 46 MINOR 11	BREG-DROM, ROM-DWD1*DR, SIM NO-GO DATA-DWD1* DR ON "PJB->8"
46 05 46 06	2	T230.N	TEST EOP 0370 I/O CMPLT -> RESET TST2(SIM NO-GO) INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E200 BRANCH TO MAJOR 46 MINOR 7 ON NO-GO	SIM NO-GO EA = 0370 I/O REQ
	3	F230+NG	FAULT IN ECP 0356 => SHORT I/O CMPLT LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDIGATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK   L2ALA2ALL 12.14.15.16	IEC069* \$31
46 07	3	F230•NN	FAULT IN "SHORT I/O CMPLT" LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

		ECISION LEVEL	TEST/FAULT   NUMBER	I SELF-TEST PROGRAM	REMARKS
4.4	08			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO.GO   BLANK   12A1A2A(1:12:13:16)	AEC089* S@1
46	09			SPARE SPARE SPARE	
	11	1	T231	TEST PARALLEL DATA TRANSFER IN T230, TEST FOR DIHR <- AA500 <- AREG=AA580 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0FEF COMPARE THE B REGISTER TO AFA5 LOGICALLY 'AND' C REGISTER AND AFFFF4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 46 MINOR 13 ON NO-GO BRANCH TO MAJOR 46 MINOR 23	MTW2->RIM
	13 14	2	T231.N	TEST FOR NO MEN PJB -> BREGM COMPARE THE B REGISTER TO A3EA74 BRANCH TO MAJOR 46 MINOR 15 ON NO-GO	
		3	F231.NG	FAULT IN "EN PJB -> BREG "  LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	TEC332* Sa1
	15 16	3	T231.NN	TEST FOR NO INHIBIT BREG -> ROM DURING PJB -> BREG COMPARE THE B REGISTER TO AC158 BRANCH TO MAJOR 46 MINOR 17 ON NO-GO	
		4	F231.NNG	FAULT IN INHIBIT OF BREG -> ROM FROM S.T. CONTROL REG LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  1_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO   L BLANK   IZALALAGY	INPUT TO AYR744* OPEN
	17 18	4	T231.NNN	TEST FOR NO EN PJB -> RIM COMPARE THE B REGISTER TO A05AF4 BRANCH TO MAJOR 46 MINOR 19 ON NO-GO	
		5	F231.NNNG	FAULT IN EN PJB -> RIM	

TEST CECISION	TEST/FAULT	SELF-TEST PROGRAM	† REMARKS
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES INO GO I BLANK 124142409	INPUT TO AAE211 OPEN
46 19 5	F231.NNNN	NOT A NORMAL FAULT LOC - FAULT IN EOP 0356 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   IXXXXXXXXXXXXXXXIZALAZA(12.14.15.16.20.26)	
46 20 46 21 46 22		SPARE SPARE SPARE	
46 23 1 46 24	T232	TEST EOPO353 I/O CMPLT -> RESET TST2(SIM NO-GO), PJB -> BREG PARALLEL SERIALLY LOAD THE B REGISTER WITH A INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8FBFFF4FFF LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3AEOO LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3ACOO BRANCH TO MAJOR 46 MINOR 25 ON NO-GO BRANCH TO MAJOR 46 MINOR 29	ROM->WDI* DR, SIM NO-GO EA = 0353 I/O REQ, DATA -> ROM
46 25 2	F232.N	FAULT IN EOP 0353 DECODE -> SHORT I/O CMPLT LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   BLANK   12A1A2A114-15-161	BE0253* S@1
46 26 46 27 46 28		SPARE SPARE SPARE	
46 29 1 46 30	Т233	TEST DATA TRANSFER IN 1232 COMPARE THE B REGISTER TO AC53FFFF BRANCH TO MAJOR 46 MINOR 31 ON NO-GO BRANCH TO MAJOR 46 MINOR 35	
46 31 2	F233•N	FAULT PJB -> BREG OF EOP 0353 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO. GO   14247777771241424114.15.16.20)	AECO19
46 32 46 33 46 34	SPARE Spare Spare	
46 35 1 T234 46 36	TEST EOP 0352 I/C CMPLT -> RESET TST2(SIM NO-GO), JEB -> BREG PARALLEL SERIALLY LOAD THE B REGISTER WITH AFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 2F8FFF4FFF LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3AAOO LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3A8OO BRANCH TO MAJOR 46 MINOR 37 ON NO-GO BRANCH TO MAJOR 46 MINOR 41	ROM->MB DR, SIM NO-GO EA=0352 I/O REQ
46 37 2 F234 <sub>*</sub> N	FAULT IN EOP 0352 DECODE -> SHORT I/O CMPLT LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY L REPLACE ASSEMBLIES INO GO I BLANK 12A1A2A(1:12:15)	BED252* S@1
46 38 46 39 46 40	SPARE SPARE SPARE	
46 41 1 T235 46 42	TEST DATA TRANSFER IN T234 COMPARE THE 8 REGISTER TO A3A8 BRANCH TO MAJOR 46 MINOR 43 ON NO-GO BRANCH TO MAJOR 46 MINOR 51	
46 43 2 T235.N 46 44	TEST FOR NO DATA TRANSFER *> BREG UNCHANGED COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 46 MINOR 45 ON NO-GO	
3 F235•NG	FAULT IN JEB -> BREG LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST CECISIO	N   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
1_0001		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES IND GO   BLANK	AEC311* SƏ1
46 45 3 46 46	T235.NN	TEST FOR NO EN JEB -> INMX COMPARE THE B REGISTER TO A BRANCH TO MAJOR 46 MINOR 47 ON NO-GO	
4	F235.NNG	FAULT IN EOP 0352 EN JEB -> INMX LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CRECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	INPUT TO CACLOL OPEN
46 47 4	F235.NNN	NOT A NORMAL FAULT LOCATION - FAULT IN IN EOP 0352  LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A EMBLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	<b>.</b>
46 48 46 49 46 50		SPARE SPARE SPARE	
46 51 1 46 52	T236	TEST EOP 0371·I/O CMPLT -> RESET TST2(SIM NO-GO), STOP COMPUTER CLOCK INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF ENABLE CONTINUOUS HIGH LEVEL ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E400 BRANCH TO MAJOR 46 MINOR 53 ON NO-GO BRANCH TO MAJOR 46 MINOR 59	SIM NO-GO EA=0371 I/O REQ
46 53 2 46 54	T236.N	TEST EOP 0370 I/O CMPLT -> RESET TST2(SIM NO-GO) LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E000 ENABLE LOW LEVEL ON GTC001* BRANCH TO MAJOR 46 MINOR 55 ON NO-GO	EA=0370 I/D REQ
3	F236.NG	FAULT IN EOP 0371 DECODE -> SHORT I/O CMPLT LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
·	ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY 1 REPLACE ASSEMBLIES INO GO I BLANK 12A1A2A11.121	CED270* SƏ1
46 55 3 F236•NN	FAULT IN EA DECODE NET LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   124142414.15.16)	   1ED053 OR 1ED137 S@O
46 56 46 57 46 58	SPARE SPARE SPARE	
46 59 1 T237 46 60	TEST FOR RESET OF GTC001* TO 0 IN T236 — READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND A00000C — RESULT IN B & C REGISTER ENABLE LOW LEVEL ON GTC001* BRANCH TO MAJOR 46 MINOR 61 DN NO-GO BRANCH TO MAJOR 46 MINOR 65	
46 61	FAULT IN RESET OF KKB022 FF LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   300 1A1A3A12     12A1A2A(16.20)	   AEC317* S#1 
46 62 46 63 46 64	SPARE SPARE SPARE	
46 65 1 T238 46 66	TEST EOP 0362 I/C CMPLT -> RESET TST2(SIM NO-GO), INL TEST CLK STP WITH QUT029(ASG25)=1 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF ENABLE CONTINUOUS HIGH LEVEL ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3CA40 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3CB40 BRANCH TO MAJOR 46 MINOR 67 ON NO-GO BRANCH TO MAJOR 46 MINOR 71	SIM NO-GO EA=0362, QUTO29=0 I/O REQ

TESTIC		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
46 67	2	F238 • N	FAULT EOP 0362 DECODE -> SHORT I/O CMPLT LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	   CED262* S@1
46 68 46 69 46 70			SPARE SPARE SPARE	
46 71 46 72	1	T239	TEST FOR NO RESET OF GTC001* TO 0  READ & COMPARE MISCELLANEOUS WORD 1 WITH A00000C  LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS  ENABLE LOW LEVEL ON GTC001*  BRANCH TO MAJOR 46 MINOR 73 ON NO-GO  BRANCH TO MAJOR 46 MINOR 77	
46 73	2	F239•N	FAULT IN INHIBIT STP CLK WITH QUT029 = 0 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	QUT029
46 74 46 75 46 76			SPARE SPARE SPARE	
46 77 46 78	1	T240	TEST EOP 0362 RESET OF GTC001* TO 0, QUT029 = 1 ENABLE CONTINUOUS HIGH LEVEL ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3CA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3C800 READ & COMPARE MISCELLANEOUS WORD 1 WITH A LOGICALLY 'AND' C REGISTER AND A00000C - RESULT IN B & C REGISTER BRANCH TO MAJOR 46 MINOR 79 ON NO-GO BRANCH TO MAJOR 46 MINOR 83	EA=0362, QUT029 = 1 I/O REQ
46 79	2	T240.N	FAULT IN EOP 0362 -> RESET KKB022 FF ENABLE LOW LEVEL ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION	TEST/FAULT NUMBER	I SELF-TEST PROGRAM	REMARKS
46 80 46 81		IINDICATORSI_DISPLAYIREPLACE_ASSEMBLIES INO_GOI30012A1A2A(8.12.26)  SPARE SPARE	   AEIO30* S@l
46 83 1 46 84	T241	SPARE  TEST EOP 0370 I/O CMPLT -> RESET TST2(SIM NO-GO) INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3E000	SIM NO-GO EA=0370 I/O REQ
46 85 1	F241.N	BRANCH TO MAJOR 46 MINOR 85 ON NO-GO BRANCH TO MAJOR 46 MINOR 98  FAULT IN EOP 0370 DECODE -> SHORT I/O CMPLT LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A ENABLE VERTICAL PARITY CHECK	
46 86		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO-GO   BLANK   12A1A2A112.15.163	   CED270* S@1
46 87 46 88 46 89 46 90 46 91 46 92		SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE	
46 93 46 94 46 95 46 96 46 97		SPARE SPARE SPARE SPARE SPARE	
46 98 46 99		ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

ESTICECISION   TEST/FAUL NO.1 LEVEL 1 NUMBER	T   SELF-TEST PROGRAM	I REMARKS
********	***************************************	***********
*	THIS MAJOR NUMBER ALSO USED FOR TEST/FAULT LOC AFTER MAJOR 99	*
	***************************************	*****
00	BRANCH TO MAJOR 47 MINOR 3	
01	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
02	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
03	END OF MAJOR TEST	

NO.   LEVEL	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	I REMARKS
48 00 2	F242.2	BBC133* SaO	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ITEST_SET_FAULT   1210000000011A1A1A121.231	
		PUNCH TAPE LEADER 12 INCHES LONG BRANCH TO MAJOR 48 MINOR 3	
48 01 48 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
48 03 1	T242	TEST 2SB OF MABC BRANCH TO MAJOR 49 MINOR 2	
48 04		ENC OF MAJOR TEST	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
49 00	BRANCH TO MAJOR 49 MINOR 3	
49 01	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
49 02	the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s	
49 03	END OF MAJOR TEST	

ITESTICECISI	ON   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	* * * *	TESTS OF MEMORY CONTROL - MAJORS 50 & 51 TEST T245 - T280	* * * *
50 00	****	INITIALIZE	******
		CEFINE SELF TEST TAPE SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*) ENABLE LOW LEVEL ON GTC001* BRANCH TO MAJOR 50 MINOR 3	
50 01 50 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
50 03 1 50 04	T245	TEST MFIL => RESET TST2(SIM NO-GO) ON CMA121 PREVIOUS TEST = (48)T242 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFDF0F0FFF ENABLE LO SPEED MEMORY MODE WITH ADDRESS: 0 DATA: 0	MTW1 REC->INMX ON CMA121, SIM CM7
		PUNCH TAPE LEACER 12 INCHES LONG BRANCH TO MAJOR 50 MINOR 5 ON NO-GO INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF RESET MEMORY FILL MODE SERIALLY LOAD THE B REGISTER FROM THE A REGISTER PUNCH TAPE LEADER 12 INCHES LONG BRANCH TO MAJOR 50 MINOR 6 ON NO-GO BRANCH TO MAJOR 50 MINOR 8	SIM NO-GO
50 05 2	F245•1	FAULT IN MFIL IBT => CMA121  RESET MEMORY FILL MODE  PUNCH TAPE LEADER 12 INCHES LONG  ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTCO10*)  RESET THE I/O COMPLETE FLAG (GTCO10*)  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	RESET TST2

ITESTICECT	ISION   TEST/FAULT EVEL   NUMBER	SELF-TEST PROGRAM	REMARKS
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   114142415   I   114143411.7.26)	   KMA111+ SƏ1 
50 06 2	F245•2	FAULT IN INH OF HMFL SET THE 1/O COMPLETE FLAG (GTCO10*) RESET THE 1/O COMPLETE FLAG (GTCO10*) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	RESET TST2
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK	   KMA118* SƏ1 
50 07		SPARE	
50 08 1 50 09	T246	TEST FOR MFIL FF RESET INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF0F4FFF BRANCH TO MAJOR 50 MINOR 13 ON NO-GO PUNCH TAPE LEACER 12 INCHES LONG	RESET TST2 ON CMA121, SIM NO-GO NO-GO * PASS
50 10 2	F246.G	MFIL NOT RESET ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON COMPARE THE B REGISTER TO O    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   L BLANK   LIALAZAJS	SET UP AREG SAT FAULT TO STOP TAPE I I AADIO1* SƏ1
		TEST SET EAULT 1 400011A1A3A01	KMA111* S90
50 11 50 12		SPARE SPARE	
50 13 1	T247	TEST FOR SIGNALS PRESET DURING MFIL CMA121, CFLG* DR -> MTW1 REC ON CMA121 IN T246 SIGNAL ROUTING: GTC002* -> QUT007 GTC021* -> QUT016 GTC022* -> QUT017	
50 14		GTMOO1* -> QUTO18  COMPARE THE B REGISTER TO A  LOGICALLY 'AND' C REGISTER AND A0201C - RESULT IN B & C REGISTER  BRANCH TO MAJOR 50 MINOR 15 ON NO-GO  BRANCH TO MAJOR 50 MINOR 18	

ITESTID		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
50 15	2	F247.N	FAULT IN SIGNALS PRESENT DURING MFIL CMA121 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES	AMA115# SƏ1
			1 10000000   11112107	AHAII)- 361
			NO GO	IMA155* S@1 
				   BMA174* S@1
				GTW001* S@1
			I	
50 16 50 17			SPARE Spare	
50 18 50 19	1	T248	TEST FOR NO RESET OF KMAO81 OR KMVO11 FFS ENABLE CONTINUOUS HIGH LEVEL ON GTCOO1* READ & COMPARE MISCELLANEOUS WORD 1 WITH AFEFFC LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS ENABLE LOW LEVEL ON GTCOO1* BRANCH TO MAJOR 50 MINOR 20 ON NO-GO BRANCH TO MAJOR 50 MINOR 23	
50 20	2	F248.N	FAULT IN RESET OF KMAO81 OR KMVO11 FFS ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   24000011A1A3A(6.7.14.16.23)     NO GO   20030011A1A3A(1.21     NO GO   20030011A1A3AO6     NO GO   30001A1A3AO6     NO GO   30001A1A3AO1	   AKB111* S@1   AMA028* S@1   KMY011 S@1   KMY011 S@1   KMA081 S@1
50 21 50 22			SPARE SPARE	
50 23 50 24	1	T249	TEST INHIBIT OF SHORT DATA TO AREG DURING MFIL SERIALLY LOAD THE B REGISTER WITH AFFFFFF COMPARE THE B REGISTER TO THE A REGISTER RESET MEMORY FILL MODE BRANCH TO MAJOR 50 MINOR 25 ON NO-GO BRANCH TO MAJOR 50 MINOR 28	

	DECISION LEYEL	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
50 25	2	F249.N	FAULT IN IMA124* ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES NO GO   12400000000011a1a3a(1,2,8)	
50 26 50 27			SPARE SPARE	
50 28 50 29	1	T250	TEST FOR "CLEAR MB" PULSE DURING MFIL, GTB000* -> QUT006 ON BMA165  SERIALLY LOAD THE B REGISTER WITH AFFFFFF  INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1F1F0FFF  ENABLE LO SPEED MEMORY MODE WITH ADDRESS: 0 DATA:  O RESET MEMORY FILL MODE  COMPARE THE B REGISTER TO A  LOGICALLY 'AND' C REGISTER AND A04 - RESULT IN B & C REGISTER  BRANCH TO MAJOR 50 MINOR 30 ON NO-GO  BRANCH TO MAJOR 50 MINOR 37	MTW1 REC -> INMX ON BMA165
50 30	2	T250.N	TEST CFLG* DR -> MTW1 REC ON KMA091	
50 31			SIGNAL ROUTING:  GTC013* -> QUT012  GTC020* -> QUT014  SERIALLY LOAD THE B REGISTER WITH AFFFFFFF  INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1F080FFF  PUNCH TAPE CODES - /0 /4 *0 &C *0 &C *0 &C *0 &C  RESET MEMORY FILL MODE  COMPARE THE B REGISTER TO A  LOGICALLY 'AND' C REGISTER AND A0014 - RESULT IN B & C REGISTER  BRANCH TO MAJOR 50 MINOR 32 ON NO-GO	MTW1 REC -> INMX ON KMA 091 MFIL (ADDR±0 DATA=0,0,0)
	2	F 2 50 • NG	FAULT IN "CLEAR MB"  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	-  -  awayest say
			(NO GQ   BLANK   1A1A2A10 	BMA165* SƏ1 _
50 32 50 33	3	T 2 50• NN	TEST LOAD CM8 ON KMAO61 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF3F2F4FFF ENABLE LO SPEEC MEMORY MODE WITH ADDRESS: 0-DATA: 0 RESET MEMORY FILL MODE BRANCH TO MAJOR 50 MINOR 34 ON NO-GO	RESET SIM NO-GO ON KMAO61

	ECISION LEYEL	TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
	4	F250.NNG	FAULT IN NYKO12* -> RESET TST2 OR KMAO71 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO	
50 34	4	F2 50 • NNN	FAULT IN INITIALIZE SEQUENCE ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	RESET TST2
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES	[ KMA061
50 35 50 36			SPARE SPARE	
50 37	1	T251	TEST CFLG* DR -> MTW1 REC ON KMA091	
50 38			SIGNAL ROUTING:  GTC013* -> QUT012  GTC020* -> QUT014  SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1F0B0FFF PUNCH TAPE CODES - /0 /4 #0 &C #0 &C #0 &C RESET MEMORY FILL MODE COMPARE THE B REGISTER TO A00000C LUGICALLY 'ANO' C REGISTER AND A00140C - RESULT IN B & C REGISTER	MTW1 REC -> INMX ON KMAO91 MFIL (ADDR=0 DATA=0,0,0)
	2	F251.1	FAULT LOC WITHIN TEST T251 - BREG SATURATED DURING VERIFY COMPARE    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     ITEST SET FAULT   2000  141434(14.23)	! !
	1	T251(CONT)	ENABLE LOW LEVEL ON GTCOOL* BRANCH TO MAJOR 50 MINOR 39 ON NO-GO BRANCH TO MAJOR 50 MINOR 44	
50 39	2	T251.2	REPEAT TEST T251 EXCEPT ON KMVO11	
50 40			SIGNAL ROUTING:  GTC013* -> QUT012  GTC020* -> QUT014  SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1F070FFF PUNCH TAPE CODES - /0 /4 #0 &C #0 &C #0 &C RESET MEMORY FILL MODE	MTWI REC -> INMX ON KMV011 MFIL (ADDR=0 DATA=0,0,0)

TESTIDECTSION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		COMPARE THE B REGISTER TO A00000C LOGICALLY 'AND' C REGISTER AND A00140C - RESULT IN B & C REGISTER Branch to Major 50 minor 41 on NO-GO ENABLE LOW LEVEL ON GTCOOI*	
3	F251.2.G	KMAO91 OR KYRO21* SƏO ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	-1
50 41 3	F251.2.N	FAULT IN LOAD MB CONTROL ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) ENABLE LOW LEVEL ON GTCOO1* STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	RESET TST2
		INDICATORS   OISPLAY   REPLACE ASSEMBLIES   NO GO	-   -   MMA036* S@1 OR KMV011 S@0 -   GTC013* S@1 -   KMV011* S@1 -   IMA055* S@1
50 42 50 43		SPARE SPARE	
50 44 l 50 45	T252	TEST REPETATIVE LOAD MB WITH DATA, AREG->MBDR->JEBREC->INMX->BREG ON KMAO91 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OB3FOBOFFF PUNCH TAPE CODES - /0 /4 #0 &C #0 &C #0 &C #F #F #F #F #F #F #F #F #F #A &C	JEB->INMX ON KMAO91 MFIL (ADDR=0
		RESET MEMORY FILL MODE COMPARE THE B REGISTER TO AFFFFFFF BRANCH TO MAJOR 50 MINOR 46 ON NO-GO BRANCH TO MAJOR 50 MINOR 49	DATA=O,O,O,AFFFFFF)
50 46 2	F252•N	AMA053* SƏ1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST CECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
1-0041	INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATORS   17777777711A1A2A04   INDICATOR    	
50 47 50 48	SPARE SPARE	
50 49 1 T253	TEST CLEAR CM & CP, CFLG* DR -> MTW1 REC ON KMA051	
50 50	SIGNAL ROUTING:  GTM010* -> QUT005  GTP000* -> QUT004  INITIATE SELF TEST MCDE 2-LOAD SELF TEST REGISTER WITH OF1F4F0FFF ENABLE LO SPEED MEMORY MODE WITH ADDRESS: 0 DATA:	MTW1->INMX ON KMAO51
	O RESET MEMORY FILL MODE COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A18 - RESULT IN B & C REGISTER BRANCH TO MAJOR 50 MINOR 51 ON NO-GO BRANCH TO MAJOR 50 MINOR 54	
50 51 2 F253.N	FAULT IN CLEAR CM & CP ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTC010*) RESET THE I/O COMPLETE FLAG (GTC010*) STOP TAPE, DISPLAY C REGISTER, NO-GQ LIGHT ON	RESET TST2
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   140000000(1A1A3A20   OR   OR   OR   OR   OR   OR   OR   O	   CTM110 Sa0   KMA051* Sa1 
	NO_GO1 4000000011A1A2A19	1 CTP100 Sa0
50 52 50 53	SPARE Spare	
50 54 1 T254 50 55	TEST LOAD CM8 ON KMA061, CM* DR -> JCM* REC SERIALLY LOAD THE B REGISTER WITH AFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF2F2F0FFF ENABLE LO SPEED MEMORY MODE WITH ADDRESS: O DATA: O RESET MEMORY FILL MODE COMPARE THE B REGISTER TO ABOB BRANCH TO MAJOR 50 MINOR 56 ON NO-GO BRANCH TO MAJOR 50 MINOR 59	JCM*->INMX ON KMAO61

		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
50 56	2	F254•N	FAULT IN LOAD CME DURING MFIL ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	RESET TST2
			INDICATORS	   ATM404 S@O   KMA061* S@1
			1NO_GO1200000011A1A2A07	ATM403 S@O
50 57 50 58			SPARE SPARE	
50 59 50 60	2	T255	TEST LOAD CP, AREG -> CP* DR -> NAD* REC -> BREG ON KMA061 INITIATE SELF TEST MCDE 2-LOAD SELF TEST REGISTER WITH 073F2F0FFF ENABLE LO SPEED MEMORY MODE WITH ADDRESS: AFFFE DATA:  O RESET MEMORY FILL MODE COMPARE THE B REGISTER TO AFFFE BRANCH TO MAJOR 50 MINOR 61 ON NO-GO BRANCH TO MAJOR 50 MINOR 64	NAD*->INMX ON KMAO61
50 61	2	F255.N	FAULT IN MFIL => EN CP* DR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO	I CPT203 INACTIVE
50 62 50 63			SPARE SPARE	
50 64	1	T256	TEST CFLG* DR -> MTW1 ON KMV011	
50 65			SIGNAL ROUTING:  GTC020+ -> QUT014  GT1000+ -> QUT003  GTE000+ -> QUT002  GTA000+ -> QUT001  SERIALLY LOAD THE B REGISTER WITH AFFFFFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1F070FFF ENABLE LO SPEED MEMORY MODE WITH ADDRESS: 0 DATA:  0  RESET MEMORY FILL MODE COMPARE THE B REGISTER TO A	MTW1->INMX ON KMVO11

TESTIDECISION _NO.1 _LEVEL	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	1 REMARKS
		LOGICALLY 'AND' C REGISTER AND AEOO4 - RESULT IN B & C REGISTER BRANCH TO MAJOR 50 MINOR 66 ON NO-GO BRANCH TO MAJOR 50 MINOR 69	
0 66 2	F256.N	FAULT IN SIGNALS DURING KMVO11  ENABLE VERTICAL PARITY CHECK  SET THE I/O COMPLETE FLAG (GTCO10*)  RESET THE I/O COMPLETE FLAG (GTCO10*)  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES    NO GO	RESET TST2 -  -  KMV011 -  INPUT TO OTW150 OPEN
0 67 0 68		SPARE SPARE	
0 69 1 0 70	T257	TEST LOAD MB DURING HMFL AND SPEED CHANGE INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OB3FOBOFFF PUNCH TAPE CODES /8 /4 PUNCH TAPE LEADE® 12 INCHES LONG PUNCH TAPE CODES #0 &C #0 &C #0 &C #F #F #F #F #F #F #A &C	JEB->INMX ON KMAO91  HMFL (ADDR=0
		COMPARE THE B REGISTER TO AFFFFFF BRANCH TO MAJOR 50 MINOR 71 ON NO-GO BRANCH TO MAJOR 50 MINOR 74	DATA=0.0.0.AFFFFFFF)
71 2	F257.N	FAULT IN HMFL ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) RESET MEMORY FILL MODE PUNCH TAPE LEADER 12 INCHES LONG STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	RESET TST2
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES IND GO   XXXXXXXXXXX   1 A1 A2 A15	_      AAD101* SƏ1 _
72 0 73		SPARE SPARE	
) 74 L	T258	TEST SPEED CHANGE DURING HMFL RESET MEMORY FILL MODE STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
2	F258.1	FAULT LOC WITHIN TEST 1257 - NO CHANGE OF SPEED IN HMFL	

ITESTID		TEST/FAULT	SELF-TEST PROGRAM	R EM ARK S
			INDICATORS	
	1	T258(CONT)	PUNCH TAPE LEADER 12 INCHES LONG Branch to major 50 minor 76	
50 75			SPARE	
50 76 50 77	1	T259	TEST DECODE OF CM1, AREG=CM1->CM*DR->JCM*REC->CM1 DECODE->GREG->DSPL->INMX->RIM ->BREG INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF87DFOFFF  PULSE THE CM DRIVERS WITH 03 COMPARE THE B REGISTER TO A4 LOGICALLY *AND* C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 50 MINOR 78 ON NO-GO BRANCH TO MAJOR 50 MINOR 84	GREG->DSPL, DSPL->INMX, INMX->BREG ON KTL501 DATA = CM1
50 78 50 79	2	T259. N	TEST DECODE OF CP1023 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFB7DF0FFF  PULSE THE MB DRIVERS WITH O7FE COMPARE THE B REGISTER TO A8 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 50 MINOR 80 ON NO-GO	GREG->DSPL+ DSPL->INMX, INMX->BREG ON KTL501 DATA = CP1023 CODE
	3	F259.NG	FAULT IN CM1 DECODE -> GREG STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	I KD041
50 80	3	F259.NN	FAULT IN EN GREG -> DSPL STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	GVM137 S@O
50 81 50 82 50 83			SPARE SPARE SPARE	

TESTICECISION	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	T REMARKS
0 84 1 0 85	T260	TEST DECODE OF CM7, AREG=CM7->CM*DR->JCM*REC->GREG->DSPL->INMX->BREG SERIALLY LOAD THE B REGISTER WITH AF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFB7DF0FFF  PULSE THE CM DRIVERS WITH C COMPARE THE B REGISTER TO A LOGICALLY "AND" C REGISTER AND A2 - RESULT IN B & C REGISTER BRANCH TO MAJOR 50 MINOR 86 ON NO-GO BRANCH TO MAJOR 50 MINOR 89	GREG->DSPL, DSPL->INMX, INMX->BREG ON KTL501 DATA = CM7 CODE
60 86 2	F260•N	FAULT IN CM7 DECCDE  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES  INO GO I 200000000 1a1a3a18	-     AMD031* SƏ1 
0 87 0 88		SPARE SPARE	
0 89 1 0 90	T261	TEST DECODE OF CP1023 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFB7DF0FFF PULSE THE MB DRIVERS WITH OFFE COMPARE THE B REGISTER TO A8 LOGICALLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 50 MINOR 91 ON NO-GO BRANCH TO MAJOR 50 MINOR 93	GREG->DSPL. DSPL->INMX, INMX->BREG ON KTL501 DATA = CP1023 CDDE
0 91 2	F261•N	FAULT IN DECODE OF CP1023 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   10000000000 1a1a3a18	
0 92		SPARE	
0 93 1 0 94	T262	TEST FOR CM1 CM7 & CP1023 DECODES INACTIVE INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFB7DF0FFF COMPARE THE 8 REGISTER TO A2 LOGICALLY 'AND' C REGISTER AND AE - RESULT IN B & C REGISTER BRANCH TO MAJOR 50 MINOR 95 ON NO-GO BRANCH TO MAJOR 50 MINOR 98	GREG->DSPL- DSPL->INMX
50 95 2	F262	CM1 CM7 OR CP1023 DECODE ACTIVE STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES	      I MD042 \$91
		IKD041 Sa1
	NO GD   20000000 1A1A3A18	AMD031 S@0
50 96 50 97	SPARE SPARE	
50 98	ENABLE VERTICAL PARITY CHECK	
50 99	END OF MAJOR TEST	

ITESTIDE	CISION   TE	ST/FAULT	SELF-TEST PROGRAM	REMARKS
1_055		TELEFO		
51 00			INITIALIZE  DEFINE SELF TEST TAPE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MCDE  (GTC003*)  ENABLE LOW LEVEL ON GTC001*  BRANCH TO MAJOR 51 MINOR 3	
51 01 51 02			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
51 03 51 04	1 726	3	TEST FOR LYWC SELF TEST CYCLE HANGUP. EN MB -> STE INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8F3F0F0FFF	INH ALL MEM LD. MEM EN MB->STE
			ENABLE WORST CASE MEMORY MODE-ADDRESS: O PATTERN: O	
	2 F26	3.1	LVWC SELF TEST CYCLE HANGUP	
			INDICATORS I DISPLAY I REPLACE ASSEMBLIES INDNE IXXXXXXXXXXXXIPROCEED PER PARAGRAPH 3-6D	
	1 T26	3 (CONT)	BRANCH TO MAJOR 51 MINOR 7	
51 05 51 06			SPARE SPARE	
51 07 51 08	I 726	4	TEST FOR RESET OF ALL MEMORY EN LD BREG SIGNALS SERIALLY LOAD THE B REGISTER WITH A INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF9FF10FFF	MTW1->INMX ON ANY MEMORY LD BREG SIGNAL
			COMPARE THE B REGISTER TO A BRANCH TO MAJOR 51 MINOR 9 ON NO-GO BRANCH TO MAJOR 51 MINOR 12	
51 09	2 F26	4.N	FAULT IN RESET OF MEM LD BREG SIGNALS ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN	RESET TST2
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO.GO   LXXXXXXXXXXXIA1A3A(1.4.23)	IMVO61 OR KMA152
51 10 51 11			SPARE SPARE	
51 12	1 726	5	TEST FOR RESET OF TST2(SIM NO-GO) ON CMA121 DURING LVWC, CFLG*->MTW1	

ITESTIDE		TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
51 13			INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF9F0F4FFF Enable worst case memory mode-address: 0 pattern: 0	MTW1->INMX, RESET SIM NO-GO ON CMA121
	2	F265.1	FAULT LOC WITHIN T265 - LVWC SELF TEST CYCLE, WITH NO TST2 CONTROL, HANGUP	
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	_  _  AMV174* SƏ1
	1	T265(CONT)	BRANCH TO MAJOR 51 MINOR 14 ON NO-GO Branch to Major 51 minor 18	
51 14	2	F265.N	FAULT IN LVWC IBT OR FF ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) STOP TAPE, DISPLAY C REGISTER, NO⊸GO LIGHT ON	RESET TST2
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK	 _    KMA114* S@1 _
51 15 51 16 51 17			SPARE SPARE SPARE	
51 18 51 19	1	T266	TEST FOR RESET OF "MEMORY VERIFY MODE"  COMPARE THE B REGISTER TO A  LOGICALLY "AND" C REGISTER AND ACCOL - RESULT IN B & C REGISTER  BRANCH TO MAJOR 51 MINOR 20 ON NO-GO  BRANCH TO MAJOR 51 MINOR 23	
51 20	2	F266.N	NO RESET OF MEMORY VERIFY MODE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	_   -   CMB074 S@1
51 21 51 22			SPARE Spare	
51 23 51 24	1	T267	TEST "WORST CASE LOAD STROBE" => GTB000* -> QUT006 ON CMV053* INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1F1F0FFF ENABLE WORST CASE MEMORY MODE-ADDRESS: O PATTERN: O COMPARE THE B REGISTER TO A LOGICALLY "AND" C REGISTER AND A0401 - RESULT IN B & C REGISTER	MTW1->INMX ON CMV053*

TESTICECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS !
		BRANCH TO MAJOR 51 MINOR 25 ON NO-GO BRANCH TO MAJOR 51 MINOR 29	
51 25 2	F267•N	FAULT IN CMV053* => LD BREG ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GD LIGHT ON	
		I INDICATORS I DISPLAY L REPLACE ASSEMBLIES	   CMV053*
51 26 51 27 51 28		SPARE SPARE SPARE	
51 29 1 51 30	T268	TEST SHIFT OF AREG ONCE DURING LOAD PORTION OF LVWC S.T. CYCLE SERIALLY LOAD THE B REGISTER WITH A INITIATE SELF TEST MODE 2+LOAD SELF TEST REGISTER WITH OB3FOBOFFF ENABLE WORST CASE MEMORY MODE-ADDRESS: O PATTERN: AFFFFFFF COMPARE THE B REGISTER TO D7FFFFFFF BRANCH TO MAJOR 51 MINOR 31 ON NO-GO BRANCH TO MAJOR 51 MINOR 34	JEB->INMX ON KMA091
51 31 2	F268•N	FAULT IN SHIFT AREG DURING LOAD PORTION OF LVWC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS	   INPUT TO AMCO22 OR IMB135*     IMB135* S@1 
51 32 51 33		SPARE SPARE	
51 34 1 51 35	<b>1269</b>	TEST GTC020* -> QUT014 ON KMV011 DURING LVWC, TEST FOR 2 SHIFTS OF AREG INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1F070FFF ENABLE WORST CASE MEMORY MODE-ADDRESS: O PATTERN: 80000002 COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A0004 - RESULT IN B & C REGISTER BRANCH TO MAJOR 51 MINOR 36 ON NO-GO BRANCH TO MAJOR 51 MINOR 40	MTW1->INMX ON KMV011
51 36 2	F269.N	FAULT IN VERIFY PORTION OF LVWC. SHIFT OF AREG Enable vertical parity check	

TESTICECISION	TEST/FAULT	SELF-TEST PROGRAM	1 REMARKS )
1		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   1 400000000011A1A3A(3.8)   NO GO   13400000000011A1A3A(1.3)	BMA162* SƏ1 KMA152
51 37 51 38 51 39		SPARE SPARE SPARE	
51 40 l 51 41	T270	TEST COMPLETE LVMC S.T. CYCLE, CREG->ROM->WD1*DR->NAD*REC->BREG 3 TIMES, 3COMPARES- 2NO-GO THEN GO SERIALLY LOAD THE B REGISTER WITH A5555555 COMPARE THE B REGISTER TO A INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8F3F0F0BFF  ENABLE WORST CASE MEMORY MODE-ADDRESS: O PATTERN: 2AAAAAAA8 SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) BRANCH TO MAJOR 51 MINOR 43 ON NO-GO	CREG = OAAAAAAA CREG->ROM. ROM->WD1*DR/MB->STE, INH ALL MEM LD BREG RESET TST2
51 42 2	F270.N	FAULT IN ENABLE OF VERIFY FUNCTION ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I	CARO19 DR AYR200
51 43 1 51 44	T271	TEST COMPLETE LVWC S.T. CYCLE, CLEAR NO-GO FROM T269, AREG->ROM->WD1*DR->NAD*REC->BREG 3 TIMES GO INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8F3F0F0FFF  ENABLE WORST CASE MEMORY MODE-ADDRESS: 00000 PATTERN: AAAAAAAA SET THE I/O COMPLETE FLAG (GTC010*) RESET THE I/O COMPLETE FLAG (GTC010*) BRANCH TO MAJOR 51 MINOR 45 ON NO-GO BRANCH TO MAJOR 51 MINOR 49	EN MEM MB->STE, INH ALL MEM LD BREG RESET TST2
51 45 2	F271•N	FAULT IN RESET OF NO-GO, OR VERIFY MÁLFUNCTION ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION	TEST/FAULT NUMBER	SELF-TEST PROGRAM	REMARKS !
		INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO   XXXXXXXXXXXXI 1 a l a 3 a (8, 17, 23)	
51 46 51 47 51 48		SPARE SPARE SPARE	
51 49 1 51 50	T272	TEST EN MB->NAD PULSE, XTD104*->QUT021 (MTW2) ON IMV061 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 8F3F0D0FEF	EN MEM MB->STE, MTW2->RIM ON
		ENABLE WORST CASE MEMORY MODE-ADDRESS: O PATTERN: 00000001 LOGICALLY 'AND' C REGISTER AND A00008 - RESULT IN B & C REGISTER BRANCH TO MAJOR 51 MINOR 51 ON NO-GO BRANCH TO MAJOR 51 MINOR 54	IMVO61 CHECK QUTO21 DURING VERIFY MASK FOR QUTO21
51 51 2	F272.N	FAULT IN AMV161* => XTD104* ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   4000 1A1A3A20   L1A1A4A19	 
51 52 51 53		SPARE SPARE	
51 54 1 51 55	Т273	TEST SMFA => GTC021* = 0 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF9F0F0FFF ENABLE SINGLE MEMORY MODE WITH ADDRESS: 0 DATA: 0 COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A0001 - RESULT IN B & C REGISTER BRANCH TO MAJOR 51 MINOR 56 ON NO-GO BRANCH TO MAJOR 51 MINOR 60	MTW1->INMX ON CMA121
51 56 2	F273•N	INPUT TO CMA145 OPEN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDED		SELF-TEST PROGRAM	REMARKS 1
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   1 1000011A1A3A03	
51 57 51 58 51 59		SPARE SPARE SPARE	
51 60 1 51 61	1 T274	TEST FOR NO SET OF SINGLE LOAD MEMORY FF WITH CM7 PRESENT & SLMC SERIALLY LOAD THE B REGISTER WITH A62FFFF INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFDFOFOFFF PULSE THE CP DRIVERS WITH 0; MB DRIVERS WITH THE C REGISTER COMPARE THE B REGISTER TO A62FFFFF BRANCH TO MAJOR 51 MINOR 62 ON NO-GO BRANCH TO MAJOR 51 MINOR 65	SIM CM7, O->BREG ON CMA121
51 62 2	2 F274.N	NO INH OF SLMC LATCH WITH CM7  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS I DISPLAY L REPLACE ASSEMBLIES  IND GO I 17777777711A1A3A(1,2,8)	   AMA129* SƏ1
51 63 51 64		SPARE SPARE	
51 65 1 51 66	1 7275	TEST SET OF "SINGLE LOAD MEM FROM CREG" LATCH, CHECK AFFECT ON DATA IN AREG WITH COMPARE  SERIALLY LOAD THE B REGISTER WITH A COMPARE THE B REGISTER TO AAAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OB3F070FFF PULSE THE CP DRIVERS WITH THE A REGISTER & MB DRIVERS WITH THE C REG. PUNCH TAPE CODES - &C COMPARE THE B REGISTER TO AOAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF7F0F0FFF  LOGICALLY 'AND' C REGISTER AND FFFFFFFFF - RESULT IN B & C REGISTER COMPARE THE B REGISTER TO AOA BRANCH TO MAJOR 51 MINOR 67 ON NO-GO BRANCH TO MAJOR 51 MINOR 70	CREG = QAAAAAAA JEB->INMX ON KMAQ11  CM7 TO RESET SLMC LATCH, ALL MEM LD BREG INACTIVE
51 67	2 F275.N	SLMC IST OR LATCH FAULT ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

	LEYEL	I TEST/FAULT	T ( SELF-TEST PROGRAM	I REMARKS I
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO	 
51 68 51 69			SPARE Spare	
51 70	ı	τ276	TEST ACTUAL DATA TRANSFER DURING SLMC. SETS UP CM7 CODE WHICH RESETS AMAO33. BREG + CREG -> ROM -> MB DR -> JEB REC + BIT 27(DIHR->MTW2) -> BREG ->	
51 71			ROM -> CM*DR -> JCM REC = CM7 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ABFF7F SERIALLY LOAD THE B REGISTER WITH ADOOFFFF	81T 27 OF MTW2 = 1
			COMPARE THE B REGISTER TO ABOTAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH 483F0707EF	CREG = 08075555, C+B REG = A807FFFF BREG->ROM, ROM->CM*DR, JEB->INMX, MTW2->RIM, ON KMV011
			PULSE THE CP DRIVERS WITH THE A REGISTER & MB DRIVERS WITH THE C REG. PUNCH TAPE CODES - &C	ON KMVOll ROM = ACO7FFFF -> CM*DR -> JCM* = CM7 => RESET SLMC LATCH
			SET THE I/O COMPLETE FLAG (GTC010*) RESET THE I/O COMPLETE FLAG (GTC010*) BRANCH TO MAJOR 51 MINOR 76	RESET TST2  IF SLMC LATCH NOT RESET GO TO MIN 80
51 72 51 73 51 74 51 75			SPARE SPARE SPARE SPARE	
51 76 51 77	1	T277	TEST FOR SREM RESET OF TST2 ON CMA121 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBF0F4FFF SINGLE READ MEMORY MODE-READ MB LINES-ADDRESS O BRANCH TO MAJOR 51 MINOR 78 ON NO-GO BRANCH TO MAJOR 51 MINOR 83	RESET SIM NO-GO ON CMA121
51 78	2	F277.N	FAULT IN SREM IBT OR FF => CMA121 ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTC010*) RESET THE I/O COMPLETE FLAG (GTC010*) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	RESET TST2

ITESTICECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		I INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO I BLANK   1 A1 A2 A05	
51 79		SPARE	
51 80 2	F276.N	FAULT IN SLNC INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF7F0F0FFF  COMPARE THE B REGISTER TO ACO7FFFF  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	CM7 TO RESET SLMC LATCH, ALL MEM LD BREG INACTIVE CHECK FOR CORRECT CM7 CODE IN BREG
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   100000000011A1A3A22   NO GO   14017777711A1A3A02   NO GO   12540177777711A1A3A(13,22)	
51 81 51 82		SPARE SPARE	
51 83 1 51 84	T278	TEST FOR RESET OF KMAIL2 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FFF BRANCH TO MAJOR 51 MINOR 87 ON NO-GO	SIM NO-GO
51 85 2	F278.N	NO RESET OF KMA112  ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTCO10*)  RESET THE I/O COMPLETE FLAG (GTCO10*)  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORS	RESET TST2
51 86		SPARE	
51 87 1 51 88	<b>1279</b>	TEST FOR INH OF LOAD MB DURING SREM SERIALLY LOAD THE B REGISTER WITH A INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF3FOBOF7F SINGLE READ MEMORY MODE-READ MB LINES-ADDRESS FFFFFFF COMPARE THE B REGISTER TO A BRANCH TO MAJOR 51 MINOR 89 ON NO-GO BRANCH TO MAJOR 51 MINOR 92	ROM->RIM ON KMAO91

ITESTIC		1 TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
51 89		F279	IMA132* S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I	
51 90 51 91			SPARE SPARE	
51 92 51 93	1	T280	TEST FOR "INITIATE CI" DURING SREM ON IMVO61 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF1FODOFFF SINGLE READ MEMORY MODE-READ MB LINES-ADDRESS O COMPARE THE B REGISTER TO A LOGICALLY "AND" C REGISTER AND A0004 - RESULT IN B & C REGISTER BRANCH TO MAJOR 51 MINOR 94 ON NO-GO BRANCH TO MAJOR 51 MINOR 98	MTW1->INMX ON IMV061
51 94	2	F280•N	INPUT TO AMVO42 OR CMA025 OPEN ENABLE VERTICAL PARITY CHECK SET THE I/O COMPLETE FLAG (GTC010*) RESET THE I/O COMPLETE FLAG (GTC010*) STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I	RESET TST2
51 95 51 96 51 97			SPARE Spare Spare	
51 98 51 <b>9</b> 9			ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

TESTIDECTSION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
52.00	DOLLING TO MA IOD 52 MENOD 3	
52 00	BRANCH TO MAJOR 52 MINOR 3	
52 01	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
52 02	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
52 03 1 T281	TEST LSB OF MABC Branch to major 44 minor 1	
52 04	END OF MAJOR TEST	

ITESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
53 00 53 01	BRANCH TO MAJOR 53 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
53 02 1 T283	TEST 3SB OF MABC PREVIOUS TEST = (44)T282 BRANCH TO MAJOR 60 MINOR 2	
53 03	END OF MAJOR TEST	

ITEST DECISION   TEST/FAULT   SELF-TEST PROGRAM	I REMARKS I
54 00 BRANCH TO MAJOR 54 MINOR 3	
54 O1 1 T331 TEST 5SB OF MABC	
PREVIOUS TEST = (75)T330 BRANCH TO MAJOR 79 MINOR 2	
54 02 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT (	ON.

TEST CECISION   TEST/FAULT     NO.   LEVEL   NUMBER	SELF-TEST PROGRAM	REMARKS
55 00 55 01 55 02 55 03	BRANCH TO MAJOR 55 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
56 00 56 01 56 02 56 03	BRANCH TO MAJOR 56 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TESTICECISION	TEST/FAULT     NUMBER	SELF-TEST PROGRAM	REMARKS
*	**********	***************************************	*********
•		THIS MAJOR NUMBER ALSO USED FOR TEST/FAULT LOC AFTER MAJOR 99	•
*	*********	**************************************	*
57 00		BRANCH TO MAJOR 57 MINOR 3	
57 01		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
57 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
57 03		END OF MAJOR TEST	

TESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
58 00 58 01 58 02 58 03	BRANCH TO MAJOR 58 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TEST DECISION   TEST/FAULT     NO.1 LEYEL   NUMBER	SELF-TEST PROGRAM	REMARKS
59 00 59 01 59 02 59 03	BRANCH TO MAJOR 59 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TESTIDECISION	TEST/FAULT NUMBER	SELF-TEST PROGRAM	I REMARKS
*	******	*******************************	••••
•			*
		GSPU SECTION TESTS	•
*		MAJORS 60 & 61 TESTS T285 - T304	<b>:</b>
•	**********	***************************************	******
50 00		INITIALIZE	
		DEFINE SELF TEST TAPE	
		SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE (GTC003*)	
		ENABLE LOW LEVEL ON GTC001*	
		BRANCH TO MAJOR 60 MINOR 3	
60 01		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
60 02		INITIALIZE	
		DEFINE SELF TEST TAPE	
		SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NOU CLOCK MODE (GTC003*)	
		ENABLE LOW LEVEL ON GTC001*	
60 03 1	T285	TEST +DELTA_VX> DELTA_WX => COUNT UP AT 6.25 KHZ TO = 3	
		PREVIOUS TEST = (53)T283	
50 04		INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200	EA=0374
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ASFOOD	1/0 REQ
		SERIALLY LOAD THE B REGISTER WITH ACCOCCO88	SET UP GSPU CONTROL WORD = G1G2*+G5
		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFFD	GSPU CLK TEST
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40400	EA=0401 I/O REO
		INITIATE GSPU CONTROL # 3	170 KEY
		ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTC001*	
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400	EA=0375
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ASPAGO	I/D REQ EA=0376
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800	I/O REQ
		COMPARE THE B REGISTER TO A0000003 Branch to Major 60 minor 5 on ND-GO Branch to Major 60 minor 59	CHECK COUNT -> BREG
50 05 2	T285.N	REPEAT TEST T285	
50 06		INITIATE GSPU CONTROL # 1	
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200	EA=0374
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A0000088	I/O REQ
		CENTER CORD THE D RESISTER WITH MOUDOOD	SET UP GSPU CONTROL WORD =

	ON   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
			G1G2*+G5
		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFFD	GSPU CLK TEST
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40600	EA=0401
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40400 INITIATE GSPU CONTROL # 3	I/O REQ
		ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTCOO1*	
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600	54-0375
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400	EA=0375
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ASPAGO	1/O REQ EA=0376
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ASPAGO	I/O REQ
		COMPARE THE B REGISTER TO A0000003	CHECK COUNT -> BREG
		BRANCH TO MAJOR 60 MINOR 7 ON NO-GO BRANCH TO MAJOR 60 MINOR 59	CHECK COURT -> BREG
0 07 3	T285. NN	CHECK FOR NO TRANS GSPU -> BREG	
0 08		COMPARE THE B REGISTER TO ADDOODS	CONTROL CODE OF T285
		BRANCH TO MAJOR 60 MINOR 43 ON NO-GO	CONTROL CODE 01 1203
		BRANCH TO MAJOR 60 MINOR 12	
0 09 0 10		SPARE	
0 11		SPARE	
0 11		SPARE	
50 12 4 50 13	T285.NNG	TEST +DELTA_VY> DELTA_WZ => COUNT UP AT 6.25 KHZ TO = 3	
10 13		INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200	64-037/
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH ASFOOD	EA=0374
		SERIALLY LOAD THE B REGISTER WITH A0000028	I/O REQ
		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFFO	GSPU CONTROL WD = G3G4*+G GSPU CLK TEST
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41200	EA=0404
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41000	1/0 REQ
		INITIATE GSPU CONTROL # 3	I/O KEY
		ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTCOO1*	
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600	EA=0375
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400	1/0 REQ
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FAGO	EA=0376
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800	I/O REQ
		COMPARE THE B REGISTER TO A0000003	CHECK COUNT -> BREG
		BRANCH TO MAJOR 60 MINOR 14 ON NO-GO	Chican boom y biled
5	F285.NNGG	FAULT IN +DELTA_VX> DELTA WX => COUNT = 3	
		ENABLE VERTICAL PARITY CHECK	
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTICECES	SION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
·			
		I INDICATORS I DISPLAY I REPLACE ASSEMBLIE	S
		NO GO   BLANK  2A1A1A18	AGB211+ S@1
		[2A1A2A(14,16)	1
		112A1A3A15.6.71	i
60 14 5	T285.NNGN	TEST DECODE OF COUNTER = 66, COUNT UP AT 50 KHZ => TRANS COUNT	
60 15		SERIALLY LOAD THE B REGISTER WITH A0000008 INITIATE GSPU CONTROL # 2	GSPU CONTROL WD ≈ G5
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200	EA=0374
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000	I/O REQ
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600	EA≈0375
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400	I/O REQ
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00	EA=0376
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800	I/O REQ
		COMPARE THE B REGISTER TO A0000043	
		BRANCH TO MAJOR 60 MINOR 16 ON NO-GO	
		BRANCH TO MAJOR 60 MINOR 37	
60 16 6	T2 85 NNGNN	TEST FOR NO TRANS GSPU -> BREG	
60 17	12036 44044	COMPARE THE B REGISTER TO A0000008	CONTROL CODE OF T285.NNNN
00 11		BRANCH TO MAJOR 60 MINOR 21 ON NO-GO	CONTROL CODE OF 12831MMM
		BRANCH TO MAJOR 60 MINOR 31	
		BRANCE TO HANDE ON HINDE ST	
60 18		SPARE	
60 19		SPARE	
60 20		SPARE	
60 21 7	T285.NNGNN		
,	>N	TEST DECODE OF COUNTER = 223, COUNT UP AT 50 KHZ => TRANS COUN	T -> BREG.
		CONTROL WD INACTIVE	
60 22		SERIALLY LOAD THE B REGISTER WITH A	GSPU CONTROL WO INACTIVE
		INITIATE GSPU CONTROL # 2	
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200	EA=0374
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000	I/O REQ
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600	EA=0375
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400	I/O REQ
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00	EA=0376
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800	1/O REQ
		COMPARE THE B REGISTER TO A00000E0	
		BRANCH TO MAJOR 60 MINOR 23 ON NO-GO	
8	F285. NNGNN		
•	>NG	FAULT IN EN OF GSPU CONTROL WORD	
	>///	ENABLE VERTICAL PARITY CHECK	
		STOP TAPE. DISPLAY C REGISTER. NO-GO LIGHT ON	
		SIOP IMPER DISPLAT & REGISTERS NUTGO LIGHT ON	

TESTIDECISION	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATORS   BLANK   2 A 1 A 1 A 1 B   I   I   I   I   I   I   I   I   I	AGC110
60 23   8 60 24	T285.NNGNN >NN	TEST -DELTA_VY> QUU223*(S.T.REC) => COUNT DOWN AT FULL RATE OF 100 KHZ SERIALLY LOAD THE B REGISTER WITH A0000038 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000	GSPU CONTROL WD = G3G4+G5 GSPU CLK TEST EA=0374 I/O REQ
		INITIATE GSPU CONTROL # 3  ENABLE CONTROLLED TIMING PULSE INTERVAL 971 ON GTCOO1* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A00000CF BRANCH TO MAJOR 60 MINOR 25 ON NO-GO	EA=0375 I/O REQ EA=0376 I/O REQ
9	F285 . NNGNN > NNG	NO RESET OF GSP3 LATCH ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY	AGC010 S@1
60 25 9	F285.NNGNN >NNN	FAULT IN EOP RESET GSPU OR AGC309* TIMING ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   317/2212214     L2123434(5.10)     NO GO   XXXI221234(4.6.16)	AGC613* S@1 AGC309*
60 26 60 27 60 28 60 29 60 30		SPARE SPARE SPARE SPARE SPARE	
60 31 7 60 32	T285.NNGNN >G	TEST AGC309* => I/O CMPLT, GTC010 -> QUT009 ON AGC309* SERIALLY LOAD THE B REGISTER WITH A0080008	GSPU CONTROL WD = G5

TEST DECISION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF9FFOFFF INITIATE GSPU CONTROL # 2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND A008 - RESULT IN B & C REGISTER BRANCH TO MAJOR 60 MINOR 33 ON NO-GO	MTW1->INMX ON AGC309*  EA=0374 EA=0375 I/O REQ EA=0376 I/O REQ
8	F285.NNGNN >GG	INPUT TO ARKO19 OPEN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  IINDICATORSI_DISPLAY REPLACE ASSEMBLIES     NO_GO BLANKI_2A_IA_IA_O2	
60 33 8	F285.NNGNN >GN	FAULT IN GSPU -> BREG ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   2000000 2a1a2a(14,16)	AGC309* SƏ1
60 34 60 35 60 36		SPARE SPARE SPARE	
60 37 6 60 38	₹285•NNGNG	TEST -DELTA_VY> QUU223*(S.T.REC) => COUNT DOWN AT FULL RATE OF 100 KHZ SERIALLY LOAD THE B REGISTER WITH A0000038 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 971 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A000000CF BRANCH TO MAJOR 60 MINOR 39 ON NO-GD	GSPU CONTROL WD = G3G4+G5 GSPU CLK TEST EA=0374 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
7	F285. NNGNG >G	FAULT IN GSP1 IBT OR LATCH ENABLE VERTICAL PARITY CHECK	

TESTIDECISION	TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT DN   INDICATORSL_DISPLAYLREPLACE_ASSEMBLIES    NO GO	AGC624 OR CGB028 S@0
60 39 7	F285.NNGNG >N	FAULT IN GSP3 IBT OR LATCH => EN GSPU CONTROL WD ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO	BGC009* S@1
60 40 60 41 60 42		SPARE SPARE SPARE	
60 43 4 60 44	T285.NNN	TEST DECODE OF CCUNTER = 66, COUNT UP AT 50 KHZ => TRANS COUNT -> BREG SERIALLY LOAD THE B REGISTER WITH A0000008 INITIATE GSPU CONTROL # 2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A0000043 BRANCH TO MAJOR 60 MINOR 45 ON NO-GO BRANCH TO MAJOR 60 MINOR 51	GSPU CONTROL WD = G5  EA=0374 EA=0375 I/O REQ EA=0376 I/O REQ
60 45 5 60 46	T 285.NNNN	TEST -DELTA_VY> QUU223*(S.T.REC) => COUNT DOWN AT FULL RATE OF 100 KHS SERIALLY LOAD THE B REGISTER WITH A0000038 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 971 ON GTCOO1* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A00000CF BRANCH TO MAJOR 60 MINOR 47 ON NO-GO	GSPU CONTROL WD = G3G4+G5 GSPU CLK TEST EA=0374 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
6	F285.NNNNG	FAULT IN GENERATION OF 6.25 KHZ & 50 KHZ, OR UP/DOWN CONTROL ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

ITESTICECISION	TEST/FAULT	SELF-TEST PROGRAM	1 REMARKS
NO.1 LEVEL	LNUMBER	· i	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
60 47 6	T285.NNNNN	TEST DECODE OF COUNTER = 223, COUNT UP AT 50 KHZ => TRANS COUNT -> BREG.	
60 48		SERIALLY LOAD THE B REGISTER WITH A INITIATE GSPU CONTROL # 2	GSPU CONTROL WD INACTIVE
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 COMPARE THE B REGISTER TO A00000EO BRANCH TO MAJOR 60 MINOR 49 ON NO-GO	EA=0374 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
7	F285.NNNNN >G	FAULT IN GSPU CONTROL WORD ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES IND GO BLANK IZAIAIAIB	
60 49 7	F285. NNNNN >N	FAULT IN GSPU COUNTER, CLOCK GENERATOR, OR COUNTER RESET ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   LOISPLAY   REPLACE ASSEMBLIES     NO GO   XXX 2A1A2A(21,22)	
			"COUNT UP" Sal
60 50		SPARE	
60 51 5 60 52	T 285. NNNG	TEST -DELTA_VY> QUU223*(S.T.REC) => COUNT DOWN AT FULL RATE OF 100 KHZ SERIALLY LOAD THE B REGISTER WITH A0000038 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 971 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400	GSPU CONTROL WD = G3G4+G5 GSPU CLK TEST EA=0374 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ

	LEYEL	TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
			COMPARE THE B REGISTER TO A00000CF Branch to Major 60 minor 53 on NO-GO	
	6	F285.NNNGG	FAULT IN 6.25 KHZ CLOCK RATE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES IND GO   BLANK   1281838(1.2)	   BGC305*
60 53	6	F285.NNNGN	FAULT IN CLOCK COUNTER, OR CLOCK WINDOW EN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   100 GO   317   24141407	   GYP011    -   BKF034*
			(NU_SU	BRFU344
60 54 60 55 60 56 60 57 60 58			SPARE SPARE SPARE SPARE SPARE SPARE	
60 59 60 60	1	T286 T285.NG	TEST -DELTA_VX> DELTA WY => COUNT UP AT 6.25 KHZ TO = 3 INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A00000C8 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40800 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40800 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A0000003 BRANCH TO MAJOR 60 MINOR 61 ON NO-GO BRANCH TO MAJOR 60 MINOR 67	EA=0374 I/O REQ GSPU CONTROL WD = G1G2+G5 GSPU CLK TEST EA=0402 I/O REQ  EA=0375 I/O REQ EA=0376 I/O REQ CHECK COUNT -> BREG
60 61 60 62	2	T286. N	REPEAT TEST T286 INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200	EA=0374

TEST DECISION		SELF-TEST PROGRAM	I REMARKS I
I NO.L LEVEL	I NUMBER	LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A00000CB INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40A00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40B00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 COMPARE THE B REGISTER TO A0000003 BRANCH TO MAJOR 60 MINOR 63 ON NO-GO BRANCH TO MAJOR 60 MINOR 67	I/O REQ GSPU CONTROL WD = G1G2+G5 GSPU CLK TEST EA=0402 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ CHECK COUNT -> BREG
60 63 3	F2 86 • NN	FAULT IN -DELTA_VX> DELTA WY => COUNT = 3 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDIGATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   313   ZA1A1A18	   AGB213* S@1 
60 64 60 65 60 66		SPARE SPARE SPARE	
60 67 1 60 68	T287 T286.NG	TEST +DELTA_VY> DELTA_WZ => COUNT UP AT 6.25 KHZ TO = 3 INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A0000028 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A0000003 BRANCH TO MAJOR 60 MINOR 69 ON NO-GO BRANCH TO MAJOR 60 MINOR 75	EA=0374 I/O REQ GSPU CONTROL WD = G3G4*+G5 GSPU CLK TEST EA=0404 I/O REQ  EA=0375 I/O REQ EA=0376 I/O REQ CHECK COUNT -> BREG
60 69 2 60 70	T287•N	REPEAT TEST T287 INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 SERIALLY LOAD THE B REGISTER WITH A0000028	EA=0374 I/O REQ GSPU CONTROL WD = G3G4*+G5

TESTICECISION		SELF-TEST PROGRAM	R EMARKS
		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTCOOL* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600	GSPU CLK TEST EA=0404 I/O REQ EA=0375
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE 8 REGISTER TO A0000003 BRANCH TO MAJOR 60 MINOR 71 ON NO-GO BRANCH TO MAJOR 60 MINOR 75	I/O REQ EA=0376 I/O REQ CHECK COUNT -> BREG
60 71 3	F287•NN	FAULT IN +DELTA_VY> DELTA_WZ => COUNT = 3 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS	   AGB215* S@1 
60 72 60 73 60 74		SPARE SPARE SPARE	
60 75 1 60 76	T288 T287.NG	TEST GSPU CONTROL WORD = G3G4*+G6 => +DELTA_VY -> DELTA_WZ => COUNT = 3 INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A0000024 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFOFFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 COMPARE THE B REGISTER TO A0000003 BRANCH TO MAJOR 60 MINOR 77 ON NO-GO BRANCH TO MAJOR 60 MINOR 80	EA=0374 I/O REQ GSPU CONTROL WD = G3G4*+G6 GSPU CLK TEST EA=0404 I/O REQ  EA=0375 I/O REQ EA=0376 I/O REQ CHECK COUNT -> BREG
60 77 2 60 78	T288•N	REPEAT TEST T288 INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A0000024	EA=0374 I/O REQ GSPU CONTROL WD = G3G4*+G6

TESTICECISION NO.1 LEVEL	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS
		INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFFO LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41000 INITIATE GSPU CONTROL # 3	GSPU CLK TEST EA=0404 I/O REQ
		ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTCOOI* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A0000003 BRANCH TO MAJOR 60 MINOR 79 ON NO-GO BRANCH TO MAJOR 60 MINOR 80	EA=0375 I/O REQ EA=0376 I/O REQ CHECK COUNT -> BREG
79 3	F288.NN	FAULT IN GSPU G6 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   47   2 Al Al Al Al	
			AGD006*
80 1	T289 T288.NG	TEST AGC309* => I/O CMPLT. GTC010 -> QUT009 ON AGC309*	
0 81	12000110	SERIALLY LOAD THE B REGISTER WITH ACCOCCOOR INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OF9FFFOFFF INITIATE GSPU CONTROL # 2	GSPU CONTROL WD = G5 MTW1->INMX ON AGC309*
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200	EA=0374
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000	I/D REQ
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600	EA=0375
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00	I/O REQ EA=0376
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800	I/O REQ
		COMPARE THE B REGISTER TO A LOGICALLY 'AND' C REGISTER AND ACOBOOOB — RESULT IN B & C REGISTER BRANCH TO MAJOR 60 MINOR 82 ON NO-GO BRANCH TO MAJOR 60 MINOR 93	
0 82 <b>2</b> 0 83	T289.N	TEST FOR NO GSPU -> BREG COMPARE THE B REGISTER TO ACCOCCOB BRANCH TO MAJOR 60 MINOR 84 ON NO-GO BRANCH TO MAJOR 60 MINOR 88	
0 84 3	F289.NN	FAULT IN GSPU I/N ACKNOWLEDGE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I_NO.1	L_LEYEL_	INUMBER	I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   200000012A1A2A12	IGC503* S@1
60 85 60 86 60 87			SPARE SPARE SPARE	
60 88 60 89	3	T289.NG	TEST GSPU UP/DOWN COUNTER DECODE AT 60, COUNT UP AT 50 KHZ SERIALLY LOAD THE B REGISTER WITH A0000004 INITIATE GSPU CONTROL # 2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A000003D BRANCH TO MAJOR 60 MINOR 90 ON NO-GO	GSPU CONTROL WD = G6  EA=0374 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
	4	F289. NGG	FAULT IN COUNTER ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   1 BLANK   1281838(2.3.4)	KGA002 OR KGA007
60 90	4	F289.NGN	FAULT IN COUNTER DECODE SEQUECE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   71 24142401	   KGC210* S⊋O 
60 91 60 92			SPARE SPARE	
60 93 60 94	_	Т 2 90	TEST DECODE OF COUNTER = 223, COUNT UP AT 50 KHZ => TRANS COUNT -> BREG, CONTROL WO INACTIVE SERIALLY LOAD THE B REGISTER WITH A INITIATE GSPU CONTROL # 2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400	GSPU CONTROL WD INACTIVE  EA=0374 I/O REQ EA=0375 I/O REQ

	FAULT   SELF-TEST PROGRAM	REMARKS
	LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A00000E0 BRANCH TO MAJOR 60 MINOR 95 ON NO-GO BRANCH TO MAJOR 60 MINOR 98	EA=0376 1/0 REQ
60 95 2 F290•N	FAULT IN DECODE OF 223 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   34112A1A3A(2.4.5.7)   NO GO   XXXI2A1A3A(2.3.4.5.7)	   AGC 2 0 4 *
60 96 60 97	SPARE Spare	
60 98 60 99	ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

	CISION   TEST/FAUL	SELF-TEST PROGRAM	REMARKS
I_NO_I	LEYEL 1 NUMBER		
61 00		INITIALIZE  CEFINE SELF TEST TAPE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  (GTC003*)  ENABLE LOW LEVEL ON GTC001*  BRANCH TO MAJOR 61 MINOR 3	
61 01 61 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
61 03 61 04	1 7291	TEST DECODE OF COUNTER = 66, COUNT UP AT 50 KHZ => TRANS COUNT -> BREG SERIALLY LOAD THE B REGISTER WITH A0000008 INITIATE GSPU CONTROL # 2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A0000043 BRANCH TO MAJOR 61 MINOR 9	GSPU CONTROL WD = G5  EA=0374 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
61 05	2 F291.N	FAULT IN DECODE OF COUNT 66 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   XXX 2AIAIAI8	 
61 06 61 07 61 08		SPARE SPARE SPARE	
61 09 61 10	1 Τ292	TEST GSPU UP/DGWN COUNTER DECODE AT 60, COUNT UP AT 50 KHZ SERIALLY LOAD THE B REGISTER WITH A0000004 INITIATE GSPU CONTROL # 2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 COMPARE THE B REGISTER TO A000003D BRANCH TO MAJOR 61 MINOR 11 ON NO-GO BRANCH TO MAJOR 61 MINOR 15	GSPU CONTROL WD = G6  EA=0374 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ

		TEST/FAULT	SELF-TEST PROGRAM	REMARKS !
_NO.411	LEYEL	NUMBER		I
61 11	2 F2	292.N	FAULT IN DECODE OF 60 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  INDICATORS   DISPLAY   REPLACE ASSEMBLIES   IND GO   XXX(24141418	
61 12 61 13 61 14			SPARE SPARE SPARE	
61 15 61 16	1 72	293	TEST GSPU UP/DOWN COUNTER DECODE AT 111, COUNT UP AT 50 KHZ SERIALLY LOAD THE B REGISTER WITH A0000002 INITIATE GSPU CONTROL # 2 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A0000070 BRANCH TO MAJOR 61 MINOR 17 ON NO-GO BRANCH TO MAJOR 61 MINOR 21	GSPU CONTROL WD = G7  EA=0374 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
61 17	2 F2	293. N	FAULT IN DECODE OF 111  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORSI DISPLAYI REPLACE ASSEMBLIESI   NO GO	
61 18 61 19 61 20			SPARE SPARE SPARE	
61 21 61 22	1 †2	294	TEST -DELTA_VY> QUU223*(S.T.REC) => COUNT DOWN AT FULL RATE OF 100 KHZ SERIALLY LOAD THE B REGISTER WITH A0000038 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 971 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00	GSPU CONTROL WD = G3G4+G5 GSPU CLK TEST EA=0374 I/O REQ  EA=0375 I/O REQ EA=0376 I/O REQ

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	COMPARE THE B REGISTER TO ACCOCCE BRANCH TO MAJOR 61 MINOR 23 ON NO-GO BRANCH TO MAJOR 61 MINOR 29	
61 23 2 T294.N 61 24	TEST FOR COUNTER AT ZERO COMPARE THE B REGISTER TO A BRANCH TO MAJOR 61 MINOR 25 ON NO-GO	
3 F294•NG	FAULT IN COUNT DOWN CONTROL OR 100 KHZ CLK TO COUNTER ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON I INDICATORS I DISPLAY 1 REPLACE ASSEMBLIES	<del>-</del> ,
	NO GO   BLANK  2 A1 A1 B	_1
61 25 3 F294.NN	COUNTER FAULT WHEN COUNT DOWN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ND GD   L XXXI2A1A3A12.3.41	-    -
61 26 61 27 61 28	SPARE SPARE Spare	
61 29 1 T295 61 30	TEST COUNT DOWN AT 1/2 RATE, -DELTA_VY> QUU223*(S.T.REC) SERIALLY LOAD THE B REGISTER WITH A0000032 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 951 ON GTC001*	GSPU CONTROL WD = G3G4+G7 GSPU CLK TEST EA=0374 I/O REQ
	LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A00000E5 BRANCH TO MAJOR 61 MINOR 31 ON NO-GO BRANCH TO MAJOR 61 MINOR 37	EA=0375 I/O REQ EA=0376 I/O REQ
61 31 2 <b>T295.</b> N	REPEAT TEST T295 TEST COUNT DOWN AT 1/2 RATE, -DELTA_VY> QUU223*(S.T.REC) SERIALLY LOAD THE B REGISTER WITH A0000032 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000	GSPU CONTROL WO = G3G4+G7 GSPU CLK TEST EA=0374 I/O_REQ

TESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 951 ON GTCOO1* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A00000E5 BRANCH TO MAJOR 61 MINOR 33 ON NO-GO BRANCH TO MAJOR 61 MINOR 37	EA=0375 I/O REQ EA=0376 I/O REQ
61 33 3 F295.NN	FAULT IN 1/2 RATE CONTROL  ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES INO GO I XXXIZALAZA(1.5.8)	 _  _  AGB024*
61 34 61 35 61 36	SPARE SPARE SPARE	
61 37 1 T296 T296.NG	TEST COUNT DOWN AT 1/16 RATE, -DELTA_VY> QUU223*(S.T. REC) SERIALLY LOAD THE B REGISTER WITH A0000031 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT HORD (EIP/EOP CODE) WITH A3F000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 951 ON GTC001* LOAD DISCRETE INPUT HORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 COMPARE THE B REGISTER TO A00000FD BRANCH TO MAJOR 61 MINOR 39 ON NO-GO BRANCH TO MAJOR 61 MINOR 43	GSPU CLK TEST EA=0374 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
61 39 2 F296.N	FAULT IN 1/16 RATE CONTROL ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
NO.L LEVEL_1 NUMBER	I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIESIND_GO	CGB025* S@1
61 40 61 41 61 42	SPARE SPARE SPARE	
61 43 1 T297 61 44	TEST FOR ACTIVE RECEIVERS OR DRIVERS OF GSPU SECTION >DELTA_WX , -OELTA_VY> INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A0000038 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFOFFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40400 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A0000038 BRANCH TO MAJOR 61 MINOR 49	EA=0374 I/O REQ GSPU CONTROL WD = G3G4+G5 GSPU CLK TEST EA=0401 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
61 45 2 F297.N 61 46 61 47	XTK220* OR CGB006* ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     NO GO   XXX 2A1A1A18	
61 48 61 49 1 T298 61 50	TEST FOR ACTIVE RECEIVERS OR DRIVERS OF GSPU SECTION > DELTA_MY , -DELTA_VX> INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A00000CB INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40600	EA=0374 I/O REQ GSPU CONTROL WD = G1G2+G5 GSPU CLK TEST EA=0+01

TESTICECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40400 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A00000C8 BRANCH TO MAJOR 61 MINOR 51 ON NO-GO BRANCH TO MAJOR 61 MINOR 55	I/O REQ  EA=0375 I/O REQ EA=0376 I/O REQ
61 51 2	F298.N	XTK220* OR IED402 ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY REPLACE ASSEMBLIES IND GO   XXX 2A1A2A(14,16)   1 12A1A3A(6,10)	- -! -! -!
61 52 61 53 61 54		SPARE SPARE SPARE	
61 55 1 61 56	T 2 9 9	TEST FOR ACTIVE RECEIVERS OR DRIVERS OF GSPU SECTION > CELTA_MY , + CELTA_VX>     INITIATE GSPU CONTROL # 1     LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200     LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000     SERIALLY LOAD THE B REGISTER WITH A000008B  INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFD     LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40A00     LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40B00     INITIATE GSPU CONTROL # 3     ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTCOO1*     LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600     LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400     LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400     LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800     COMPARE THE B REGISTER TO A0000088     BRANCH TO MAJOR 61 MINOR 57 ON NO-GO BRANCH TO MAJOR 61 MINOR 61	EA=0374 I/O REQ SET UP GSPU CONTROL WORD = G1G2*+G5 GSPU CLK TEST EA=0402 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
61 57 2	F299•N	XTK221* OR IED401 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
61 58 61 59		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   XXX 2A1A1A18	
61 60		SPARE	
61 61 1	T3 00	TEST FOR ACTIVE RECEIVERS OR DRIVERS OF GSPU SECTION > DELTA_WY , G2* => NO DRIVER ACTIVE INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A00Q0048 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40A00 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A0000048 BRANCH TO MAJOR 61 MINOR 63 ON NO-GO BRANCH TO MAJOR 61 MINOR 67	EA=0374 I/O REQ GSPU *CONTROL WD = G2+G5 GSPU CLK TEST EA=0402 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
61 63 2	F300.N	INPUT TO CGB021* OPEN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES INO GO I XXXI2A1A3A06	
61 64 61 65		SPARE SPARE	
61 66		SPARE	
61 67 1 61 68	T301	TEST FOR ACTIVE RECEIVERS GR DRIVERS OF GSPU SECTION > DELTA_WZ , -DELTA_VY INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A0000038 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41200	EA=0374 I/O REQ GSPU CONTROL WD = G3G4+G5 GSPU CLK TEST EA=0404

TESTICECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTCOO1* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A0000038 BRANCH TO MAJOR 61 MINOR 69 ON NO-GO BRANCH TO MAJOR 61 MINOR 73	I/O REQ  EA=0375 I/O REQ EA=0376 I/O REQ
61 69 2	F301.N	INPUT TO CGB022* OPEN ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO-GO   XXX12A1A3A06	! 1
61 70 61 71 61 72		SPARE SPARE SPARE	
61 73 1 61 74	T302	TEST FOR ACTIVE RECEIVERS OR DRIVERS OF GSPU SECTION > DELTA_WZ , -CELTA_VX> INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A00000C8 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A41000 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A00000C8 BRANCH TO MAJOR 61 MINOR 79	EA=0374 I/O REQ GSPU CONTROL WD = G1G2+G5 GSPU CLK TEST EA=0404 I/O REQ  EA=0375 I/O REQ EA=0376 I/O REQ
61 75 2	F302•N	XTK222* OR IED402 ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST DECISION   TEST   NO.  LEVEL   NU	FAULT   SELF-TEST PROGRAM BER	REMARKS
61 76 61 77 61 78	I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   XXX ZALAZA(14,16)   L2ALA3A06	! !
61 79 1 T303 61 80	TEST FOR ACTIVE RECEIVERS OR DRIVERS OF GSPU SECTION > DELTA_WX , +DELTA_VY>    INITIATE GSPU CONTROL # 1 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 SERIALLY LOAD THE B REGISTER WITH A0000028 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A40400 INITIATE GSPU CONTROL # 3 ENABLE CONTROLLED TIMING PULSE INTERVAL 959 ON GTC001* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A0000028 BRANCH TO MAJOR 61 MINOR 81 ON NO-GO BRANCH TO MAJOR 61 MINOR 85	EA=0374 I/O REQ GSPU CONTROL WD = G3G4*+G5 GSPU CLK TEST EA=0401 I/O REQ  EA=0375 I/O REQ EA=0376 I/O REQ
61 81 2 F303.	XTK220* OR IED404 ACTIVE ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   XXX/2A1A2A(14,16)	   
61 83 61 84 61 85 1 T304 61 86	SPARE SPARE  TEST INPUTS TO CGB023* AND INH OF DELTA_W RECEIVERS SERIALLY LOAD THE B REGISTER WITH A00000DB  INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FFD LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 INITIATE GSPU CONTROL # 3	GSPU CONTROL WD = G1G2+G3*G4+G5 GSPU CLK TEST EA=0374 I/O REQ

TESTIDECISION	I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
		ENABLE CONTROLLED TIMING PULSE INTERVAL 971 ON GTCOOI* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3FA00 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A BRANCH TO MAJOR 61 MINOR 87 ON NO-GO BRANCH TO MAJOR 61 MINOR 91	EA=0375 I/O REQ EA=0376 I/O REQ
61 87 2	F304.N	FAULT IN CGB023* OR DELTA_WX RECEIVER ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   OISPLAY   REPLACE ASSEMBLIES     NO GO   XXX(2A1A1A18	
61 88 61 89 61 90		SPARE SPARE SPARE	
61 91 1 61 92	<b>7305</b>	TEST (NPUTS TO CGB023* AND INH OF DELTA_W RECEIVERS SERIALLY LOAD THE B REGISTER WITH A00000A8  INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFOFFO LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F200 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F000 INITIATE GSPU CONTROL # 3  ENABLE CONTROLLED TIMING PULSE INTERVAL 971 ON GTCOO1* LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F600 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F400 LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A3F800 COMPARE THE B REGISTER TO A BRANCH TO MAJOR 61 MINOR 93 ON NO-GO BRANCH TO MAJOR 61 MINOR 98	GSPU CONTROL WD = G1G2*+G3G4*+G5 GSPU CLK TEST EA=0374 I/O REQ EA=0375 I/O REQ EA=0376 I/O REQ
61 93 2	F305.N	FAULT IN CGB023* OR DELTA_WY OR DELTA_WZ REC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TEST DECISION   TEST/FAULT   NO.1 LEYEL   NUMBER	SELF-TEST PROGRAM	I REMARKS I
	I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   XXX 2A1A1A18	
61 94 61 95 61 96 61 97	SPARE SPARE SPARE SPARE	
61 '98 61 '99	ENABLE VERTICAL PARITY CHECK END OF MAJOR TEST	

TEST CECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
62 00 62 01 62 02 62 03	BRANCH TO MAJOR 62 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
63 00 63 01 63 02 63 03	BRANCH TO MAJOR 63 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM ,	REMARKS
64 00 64 01 64 02 64 03	BRANCH TO MAJOR 64 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TEST DECISION   TEST/FAULT     NO.   LEYEL   NUMBER	SELF-TEST PROGRAM	I REMARKS
65 00 65 01 65 02 65 03	BRANCH TO MAJOR 65 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
66 00 66 01 66 02 66 03	BRANCH TO MAJOR 66 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TEST DECISION   TEST/FAULT     NO.1 LEVEL   NUMBER	SELF-TEST PROGRAM	I REMARKS I
67 00 67 01 67 02 67 03	BRANCH TO MAJOR 67 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST.	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
68 00 68 01 68 02 68 03	BRANCH TO MAJOR 68 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	•

TEST  CECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
(2.00	DRANGU TO MA IOD 40 MINOR 2	
69 00 69 01	BRANCH TO MAJOR 69 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
69 02 69 03	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TESTIDECISION	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	I REMARKS
	*******	***************************************	*******
	*	CIU AND TACAN TEST CONTROL TESTS MAJORS 70 & 71, TEST T310 - T329	*
	***********	***************************************	*******
70 00		INITALIZE  DEFINE SELF TEST TAPE  SET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST NCU CLOCK MODE  (GTC003*)  ENABLE LOW LEVEL ON GTC001*  RESET INHIBIT INCREMENT CP FLAG & ENABLE SELF TEST CIU CLOCK MODE  (GTC003*)  BRANCH TO MAJOR 70 MINOR 3	
70 01 70 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
70 03 1	T310	TEST EOPA, TO TACAN, AREG->GTC902->QUN902->BREG, LSHD=VALID TAC ADDR=4, CHECK FOR CORRECT DECODE, CHECK FOR CIU MODE 2 RESET TST2(SIM NO-GO) PREVIOUS TEST = (61)T305 SERIALLY LOAD THE B REGISTER WITH AAAAAAAA LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A01200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF4FBF SIMULATE CIU EIP SERIAL TRANSFER OF 55555554 FROM A REGISTER TO B REGI	EA3 ACTIVE = TACAN INTF SIM NO-GO, POSFIX PRESENT TEST STER
2	F310.1	FAULT LOC WITHIN TEST T310 - FAULT IN CIU1 CONTROL    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   INDICATOR   INDI	   KCC053*   KCC013* S@O 
1	<b>7310(CONT)</b>	BRANCH TO MAJOR 70 MINOR 5 ON NO-GO BRANCH TO MAJOR 70 MINOR 19	
70 05 2 70 06	T310.2	ISOLATE BETWEEN NO RESET OF TST2 & INVALID CIU OR TAC ADDR DECODE SET THE I/O COMPLETE FLAG (GTCO10*)  RESET THE I/O COMPLETE FLAG (GTCO10*) BRANCH TO MAJOR 70 MINOR 7 ON NO-GO BRANCH TO MAJOR 70 MINOR 13	RESET TST2 IF NOT RESET IN T310
70 07 3	T310.2.N	TEST DATA TRANSFER IN T310	

		TEST/FAULT		REMARKS
70 08			COMPARE THE B REGISTER TO A5555555 BRANCH TO MAJOR 70 MINOR 9 ON NO-GO	
	4	F310.2.NG	DECODE OF INVALIC ADDR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			I_INDIGATORSI_DISPLAYIREPLACE_ASSEMBLIES NO_GOIBLANK12&1a3&11.5.21	   CC1094
70 09	4	F310.2.NN	FAULT IN MATA TRANSFER OF T310 => INVALID ADDR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS   L DISPLAY   REPLACE ASSEMBLIES   NO GO   1 5252525251241434(4,7.9.10.11)   NO GO   1 1252525252124141404   L 241434(7.9.11)	   ACIO31 SaO   KCCO47* => MRKO31 OR ACIO31   Sa1
70 10 70 11 70 12			SPARE SPARE SPARE	
70 13 70 14	3	F310.2.G	TEST FOR DATA TRANSFER COMPARE THE B REGISTER TO A5555555 BRANCH TO MAJOR 70 MINOR 15 ON NO-GO	
	4	F310.2.GG	FAULT IN RESET OF TST2 BUT NO FAULT IN DATA TRANSFER ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON INDICATORS I DISPLAY I REPLACE ASSEMBLIES	
			NO_GOIBLANKIZAIA3AI13.151	
70 15	4	F310.2.GN	FAULT IN CIUL 1BT OR ACCO23 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS	   ACC023 S@0 
70 16 70 17 70 18			SPARE SPARE SPARE	

TESTIDECISION		SELF-TEST PROGRAM	I REMARKS
70 19 1 70 20	T311	TEST DATA TRANSFER IN 1310 COMPARE THE B REGISTER TO A5555555 BRANCH TO MAJOR 70 MINOR 21 ON NO-GO BRANCH TO MAJOR 70 MINOR 37	
70 21 2 70 22	T311.N	TEST FOR NO TRANSFER OF DATA TO BREG COMPARE THE B PEGISTER TO AAAAAAAA BRANCH TO MAJOR 70 MINOR 23 ON NO-GO BRANCH TO MAJOR 70 MINOR 26	
70 23 3	F311.NN	FAULT IN DATA TRANSFERED QUN902 -> RREG ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	ARB171* ACI031 INPUT TO CCI111* Sal IYC035* Sal
70 24		SPARE	
70 25 70 26 3 70 27	T311.NG	SPARE TEST FOR AKA343* S@O => FAULT IN TAC INTF CLK C READ & COMPARE MISCELLANEOUS WORD 1 WITH A000002 LOGICACLLY 'AND' C REGISTER AND A REGISTER-RESULT IN B & C REGISTERS BRANCH TO MAJOR 70 MINOR 28 ON NO-GO BRANCH TO MAJOR 70 MINOR 31	
70 28 4	F311.NGN	FAULT IN INTE CLK C ENABLE VERTICAL PARITY CHECK STOP TAPE, CISPLAY C REGISTER, NO-GO LIGHT ON	AKA343* S@O
70 29 70 30		SPARE SPARE	
70 31 4 70 32	T311.NGG	TEST EOPA, AREG->GTC902->QUC902->BREG SERIALLY LOAD THE B REGISTER WITH AAAAAAA LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AOO200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FBF SIMULATE CIU EIP SERIAL TRANSFER OF 55555551 FROM A REGISTER TO B REGIS COMPARE THE B REGISTER TO A5555555 BRANCH TO MAJOR 70 MINOR 33 ON NO-GO	EA3 NOT ACTIVE = CIU INTF POSFIX PRESENT TEST TER

		I TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	5	F311.NGGG	FAULT IN TACAN INTF CLK C OR GDATC ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I_INDIGATORSI_DISPLAY _	
				BCI025* OR BCI026*
70 33	5	F311.NGGN	FAULT IN "TAC + CIU INTF SHIFT CLK" ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO	GC1076* S@1
70 34 70 35 70 36			SPARE SPARE SPARE	
70 37 70 38	1	Т312	TEST EOPA TO TACAN WITH INVALID TACAN ADDR = C, TEST GENERATION OF POSFIX GTC904 -> QUC904 -> ICP202* => SET NO-GO FLAG SERIALLY LOAD THE B REGISTER WITH AAAAAAAA LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A01200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFBF SIMULATE CIU ETP SERIAL TRANSFER OF 5555555C FROM A REGISTER TO B REGIS	EA3 ACTIVE = TACAN INTF POSFIX PRESENT TEST
	2	F312.1	FAULT LOC WITHIN TEST 1312- FAULT IN DC SET OF NO-GO FLAG    INDICATORS   DISPLAY   REPLACE ASSEMBLIES   DISPLAY   LIEST SET FAULT   LOQUOLZAIAIAI3   LOQUOLZAIAIAIA	
	1	T312(CONT)	BRANCH TO MAJOR 70 MINOR 48 ON NO-GO	
70 39 70 40	2	T312. 2	TEST EOPA TO TAC, INVALID TAC ADDR = 6 => POSFIX => NO-GO SERIALLY LOAD THE B REGISTER WITH AAAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFBF SIMULATE CIU EIP SERIAL TRANSFER OF 55555556 FROM A REGISTER TO B REGIS BRANCH TO MAJO® 70 MINOR 41 ON NO-GO BRANCH TO MAJOR 70 MINOR 42	
70 41	3	F312-2-N	FAULT IN DECODE OF INVALID ADDR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

		TEST/FAULT   NUMBER		REMARKS
			INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NC_GO	
70 42 70 43	3	T312.2.G	TEST INVALID ADDR = 0 => POSIFX => NO-GO SERTALLY LOAD THE B REGISTER WITH AAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFBF SIMULATE CIU EIP SERIAL TRANSFER OF 55555550 FROM A REGISTER TO B REGIS	
70 44	4	F312.2.GN	FAULT IN DECODE OF INVALID ADDR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY L REPLACE ASSEMBLIES	
70 <b>45</b> 70 <b>4</b> 6	4	T312.2.GG	IND_GO	CNTR
	5	F312.2.GGG	FAULT IN GEN OF POSFIX ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  IINDICATORSI_DISPLAYI	
70 47	5	F312+2+GGN	FAULT IN POSFIX PRESENT => NO-GO ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER. NO-GO LIGHT ON    INDICATORS	   CYC002* S@1
70 48 70 49	1	Т313	TEST MSB OF ADDR INH OF DATA TRANSFER => TRANSFER ALL ZEROS, MSHD OF BREC BYPASSED => A COMPARE THE B REGISTER TO A BRANCH TO MAJOR 70 MINOR 50 ON NO-GO BRANCH TO MAJOR 70 MINOR 53	5

		TEST/FAULT		REMARKS I
70 50	2	F313•N	FAULT IN INH OF CCIILL*  ENABLE VERTICAL PARITY CHECK  STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I_INDICATORSI_DISPLAYI	KC1036* 521
70 51			SPARE	
70 52 70 53 70 54	1	T314	TEST EOPA TO TAC, INVALID TAC ADDR = 6 => POSFIX => NO-GO SERIALLY LOAD THE B REGISTER WITH AAAAAAAA LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AO1200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FBF SIMULATE CIU EIP SERIAL TRANSFER OF 5555556 FROM A REGISTER TO B REGISTER TO B REGISTER TO MINOR 61 ON NO-GO BRANCH TO MAJOR 70 MINOR 55	
70 55 70 56	2	T314.G	TEST CIU VALID ADDR = 2 => NO POSFIX => GO SERIALLY LOAD THE B REGISTER WITH AAAAAAAA LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF0FBF SIMULATE CIU EIP SERIAL TRANSFER OF 55555552 FROM A REGISTER TO B REGISTER TO B REGISTER TO MINOR 57 ON NO-GO	
	3	F314.GG	ICIO53* INPUT TO BCIO75 S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	! !
70 57	3	F314.GN	IC1053* SE1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON   INDICATORS	<b>¦</b>
70 58 70 59 70 60			SPARE SPARE SPARE	
70 61	1	T315	TEST INVALID TACAN ADDR = 5 => POSFIX => NO-GO	

		TEST/FAULT		I REMARKS
70 62			LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A01200 SERIALLY LOAD THE B REGISTER WITH AAAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFBF SIMULATE CIU EIP SERIAL TRANSFER OF 55555555 FROM A REGISTER TO B REGIS	
	2	F315.1	FAULT LOC WITHIN TEST T315 - FAULT IN RESET OF NO-GO FLAG	
	1	T315(CONT)	BRANCH TO MAJOR 70 MINOR 68 ON NO-GO	
70 63 70 64	2	T315.2	TEST CIU VALID ADDR = 1 => NO POSFIX => GO SERIALLY LOAD THE B REGISTER WITH AAAAAAAA LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFBF SIMULATE CIU EIP SERIAL TRANSFER OF 55555551 FROM A REGISTER TO B REGIS BRANCH TO MAJOR 70 MINOR 65 ON NO-GO	
	3	F315.2.G	ICIO54* INPUT TO BCIO75 S@1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
70 65	3	F315.2.N	ICIO54* SƏ1 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
70 66 70 67			SPARE SPARE	
70 68 70 69	i	Т316	TACAN + CIU INVALID ADDR = 8 => POSFIX => NO-GC SERIALLY LOAD THE B REGISTER WITH AAAAAAA INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFBF SIMULATE CIU EIP SERIAL TRANSFER OF 55555558 FROM A REGISTER TO B REGIS BRANCH TO MAJOR 70 MINOR 73 ON NO-GO	
70 70	2	F316.G	FAULT IN DECODE OF INVALID ADDR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

ITESTIDECISION	TEST/FAULT		REMARKS
		INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES   NO_GOIBLANKIZA1A3A11.4.9.131	
70 71 70 72		SPARE SPARE	
70 73 1 70 74	Т317	TEST TACAN VALID ADDR = 4 => NO POSFIX, CHECK RESET OF NO-GO FLAG SERIALLY LOAD THE B REGISTER WITH AAAAAAAA LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH AO1200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFBF SIMULATE CEU EIP SERIAL TRANSFER OF 55555554 FROM A REGISTER TO B REGIS BRANCH TO MAJOR 70 MINOR 75 ON NO-GO BRANCH TO MAJOR 70 MINOR 78	EA3 ACTIVE = TACAN INTF POSFIX PRESENT TEST TER
70 75 2	F317.N	CYCOO4* S01 ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
70 76 70 77		SPARE SPARE	
70 78 1 70 79	T318	TEST EOPA TO CIU, AREG->GTC902->QUC902->BREG, LSHD = VALID CIU ADDR = 1 =>NO POSFIX => GO SERIALLY LOAD THE B REGISTER WITH AAAAAAAA LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOFBF SIMULATE CIU EIP SERIAL TRANSFER OF 55555551 FROM A REGISTER TO B REGIS BRANCH TO MAJOR 70 MINOR 80 ON NO-GO BRANCH TO MAJOR 70 MINOR 83	
70 80 2 70 81	T318•N	TEST DATA TRANSFER IN T318  CUMPARE THE B REGISTER TO A5555555  BRANCH TO MAJOR 70 MINOR 82 ON NO-GO	
3	F318•NG	FAULT IN DECODE OF INVALID ADDR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECTSION	TEST/FAULT   NUMBER		REMARKS
			I   FC1+42 INPST TC BCT086* OR   ICTB54* INPUT TO CCT084 S#1
70 82 3	F318.NN	FAULT IN DATA TRANSFER QUC902 -> BREG ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	   BCI102*
70 83 1 70 84	T319	TEST DATA TRANSFER IN T318 COMPARE THE B REGISTER TO AS555555 BRANCH TO MAJOR 70 MINOR 85 ON NO-GO BRANCH TO MAJOR 70 MINOR 88	
70 85 2	F319.N	FAULT IN DATA TRANSFER QUC902 -> BRFG ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  1_INDICATORSI_CISPLAY_IREPLACE_ASSEMBLIES	   ACIO14*
70 86 70 87		SPARE SPARE	
70 88 1 70 89	Т320		EA3 NOT ACTIVE = CIU INTF POSFIX PRESENT TEST STER
70 90 2	F320.G	FAULT IN DECODE CF INVALID ADDR ENABLE VERTICAL P/RITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	BCI086*
70 91 70 92		SPARE SPARE	
70 93 1	Т321	TEST FOR GENERATION OF PROPER WIDTH POSFIX PULSE, INVALID CIU ADDR = 4	

TEST  DECISION		SELF-TEST PROGRAM	REMARKS
70 94		LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFIFF	EA3 NOT ACTIVE = CIU INTF INH PROCEED RESET OF POSFIX CNTR
		SIMULATE CIU ET® SERTAL TRANSFER OF 5555554 FROM A REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTER TO 8 REGISTE	51 Ex
70 95 2	F321.G	FAULT POSFIX GENFRATOR OR RECEIVER => NO SET OF NO-GO ENABLE VERTICAL PARITY CHECK STCP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO	! !
70 <b>9</b> 6 70 <b>97</b>		SPARE SPARE	
70 98		ENABLE VERTICAL PARITY CHECK	
70 99		END OF MAJOR TEST	

		TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I_NEal	_LEXEL	LNUMBER		1
71 00			INITALIZE  DEFINE SELF TEST TAPE  SET INHIBIT INCREMENT OP FLAG S ENABLE SELF TEST NOU CLOCK MODE  (GTC003*)  ENABLE LOW LEVEL ON GTC001*  RESET INHIBIT INCREMENT OP FLAG & ENABLE SELF TEST CIU CLOCK MODE  (GTC003*)  BPANCH TO MAJOR 71 MINOR 3	
71 01			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
71 02	2	F331.1	FAULT IN 5SB OF MARC STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
			INDICATORS   LOISPLAY   REPLACE ASSEMBLIES   INDICATORS   LOISPLAY   LOISPL	
71 63	1	†322	TEST ELOPE => RESET TST2(SIM NO-GO), BREG=OFFFFFFF->GTC903->QUC903->BREG, MSHD AREG = VALID CIU ADDR = B => NO POSFIX => GO	
71 04			LGAD A REGISTER WITH 05555555 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF57FF	ROM->RIM  EA3 NOT ACTIVE = CIU INTF INH PROCEED RESET OF POSFIX CNTR, CIU RCLK EN INH, SIM NO GO
			SERIAL SHIFT B TO B REGISTER-CHECK ADDRESS B	
	2	F322•1	FAULT LOC WITHIN TEST T322 - CIU2 HANGUP	
			E3IJBM322A 3DAJ93B	KCC014* Sa0
	1	F3 27 (CONT)	BRANCH TO MAJOP 71 MINOR 5 ON NO-GO PRANCH TO MAJOR 71 MINOR 11	
71 05 71 06	2	T322.2	ISOLATE BETWEEN NO RESET OF TST2 AND GEN POSFIX SET THE I/O COMPLETE FLAG (GTCO10*) RESET THE I/O COMPLETE FLAG (GTCO10*) BRANCH TO MAJOR 71 MINOR 7 ON NO-60	RESET TST2 IF NO RESET IN T322
	, š	F3 <b>22.</b> 2.6	FAULT IN CIU2 IBT OR FF ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TESTIDECISION LNO.1 LEVEL			REMARKS I
		INDICATORS   DISPLAY   REPLACE ASSEMBLIES	KCC014*
71 07 2	F322.2.N	FAULT IN TRANSFER OF AREG -> CIU ADDR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO   BLANK   12A1A3A11	   CCC025*
71 08 71 09 71 10		SPARE SPARE SPARE	
71 11 1 71 12	Т323	TEST DATA TRANSFER IN 1322  COMPARE THE B REGISTER TO A5555555  BRANCH TO MAJOR 71 MINOR 13 ON NO-GO BRANCH TO MAJOR 71 MINOR 20	
71 13 2	F323.N	FAULT IN CATA TRANSFER BREG->GTC903->QUC903->BREG ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		INDICATORS   I CISPLAY   REPLACE ASSEMBLIES   NO GO   24000000000 2A1A1A03	ACC016* S@1
			   IAT025
		1 1241434191161 NO GO 1 5252525251241414(16,20)	   ARB363* \$01
			   CYC015* S@1
		112A1A3A113.161	
71 14		SPARE	
71 15 71 16		SPARE Spare	
71 17 71 18		SPARE SPARE	
71 19		SPARE	
71 20 1	T324	TEST EIOPB BOTH "CIU BCLK" AND "TAC+CIU INTE SHIFT CLK. CHECK ADDR DECOD	Ε
71 21		OF VALID CIU ADDR = A LOAD A REGISTER WITH 00055555	
		INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00200	ROM->RIM EA3 NOT ACTIVE = CIU INTF

TESTIDECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
			INH PROGEED RESET OF POSETS CNTR
Z <b>1</b> 22 2	F324.N	FAULT IN DECODE OF INVALID ADDR ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   REPLACE ASSEMBLIES     IND GD   BLANK   12A1A3A09   I	1C1053* INPUT TO CC1084 S⊋1
71 23 71 24 71 25 71 26 71 27 71 28		SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE	
71 29	T325	SPARE TEST NUMBER AND LOCATION BRANCH TO MAJOR 71 MINOR 38	
71 30 71 31 71 32 71 33 71 34 71 35 71 36 71 37		SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE	
71 38 1 71 39	T326	TEST EIOPB (NCU ECP), BREG->GTC902->QUN902->BREG, CIU BCLK EN, VALID TAC ADDR = 4 LOAD A REGISTER WITH 00055555 INITIATE SELF TEST MODE 1-LOAD SELF TEST REGISTER WITH OFBFFF0F7F LOAD DISCRETE INPUT WORD (EIP/EOP COCE) WITH A01200 INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFF1BFF  SERIAL SHIFT B TO B REGISTER-CHECK ADDRESS 4	ROM->RIM EA3 ACTIVE = TACAN INTF INH PROCEED RESET OF POSFIX CNTR, INH TAC+CIU INTF SHIFT CLK
		BRANCH TO MAJOR 71 MINOR 40 ON NO-GO BRANCH TO MAJOR 71 MINOR 47	
1 40 2	F326.N	FAULT IN AREG -> TAC ADDR OR ADDR DECODE ENABLE VERTICAL PARITY CHECK	

TESTIDECISION		SELF-TEST PROGRAM	REMARKS
		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS	
71 41 71 42 71 43 71 44 71 45 71 46			
71 47 1 71 48	T327	TEST DATA TRANSFER IN 1326 COMPARE THE B REGISTER TO A0055555 BRANCH TO MAJOR 71 MINOR 49 ON NO-GO BRANCH TO MAJOR 71 MINOR 56	
71 49 2	F327.N	FAULT IN PREG -> GTC902, OR INH OF TAC+CIU INTF SHIFT CLK ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON    INDICATORS   DISPLAY   BEPLACE ASSEMBLIES     NO GO	IRB144 INPUT TO CCC024* S&l CCC024* S&l CYC019* S&l
71 50 71 51 71 52 71 53 71 54 71 55		SPARE SPARE SPARE SPARE SPARE SPARE SPARE	
71 56 1 71 57	Т328	TEST SERIAL TRANSFER TO NOU TAC INTF, DATA REQ A, BREG->GTN002->QUU002(S.T. TAC REC)->ICT131->BREG, BREG UNCHANGED EXCEPT BIT #1 (0->1) LOAD DISCRETE INPUT WORD (EIP/EOP CODE) WITH A00200 SERIALLY LOAD THE B REGISTER WITH AAAAAAAO INITIATE SELF TEST MCDE 2-LOAD SELF TEST REGISTER WITH OFBFFFODFE SIMULATE CIU EIP SERIAL TRANSFER OF AAA55554 FROM A REGISTER TO B REGISTER TO BRANCH TO MAJOR 71 MINOR 58 ON NO-GO BRANCH TO MAJOR 71 MINOR 67	EA3 NOT ACTIVE = CIU INTF EN SIM TAC OD TO BREG, DAT! REQ A STER
73 58 - 2	F328+N	FAULT IN SERIAL TRAMSFER TO NOU TAC INTF ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	

TOSTIOFCISION	TEST/FAULT	SGLF-YEST PROCRAM	REMARKS
			AYCOG8* Sal   QUUDO2 Sal   TYCOG7* Sal   BC1201   ANIO43* Sal OR ANKO21
71 59 71 60 71 61 71 62 71 63 71 64 71 65 71 66		SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE	
71 67 1 71 68	1329	TEST SERIAL TRANSFER TO NCU TAC INTF, DATA REQ B, BREG UNCHANGED EXCEPT BIT #2 (0->1) SERIALLY LOAD THE B REGISTER WITH AAAAAAAO INITIATE SELF TEST MODE 2-LOAD SELF TEST REGISTER WITH OFBFFFOEFE SIMULATE CLU EIP SERIAL TRANSFER OF AAA55554 FROM A REGISTER TO B REGI COMPARE THE B REGISTER TO AAAAAAA2 BRANCH TO MAJOR 71 MINOR 69 ON NO-GO BRANCH TO MAJOR 71 MINOR 98	EN SIM TAC OC TO RPEG, DATA REQ B STER
71 69 2	F329.N	FAULT IN SERIAL TRANSFER TO NCU TAC INTF ENABLE VERTICAL PARITY CHECK STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON  I INDICATORS I DISPLAY I REPLACE ASSEMBLIES   IND GO   2   2   2   1   1   2   2   2   3   4   1   IND GO   1   2   2   2   3   3   4   3   3   4   1   IND GO   1   2   2   3   3   3   4   3   4   3   4   1   IND GO   1   2   2   3   3   3   4   3   4   3   4   4   IND GO   1   2   2   3   3   4   3   4   3   4   4   IND GO   1   2   3   3   4   3   4   4   4   IND GO   1   2   3   3   4   4   4   IND GO   1   2   4   4   4   4   IND GO   1   2   4   4   4   4   IND GO   1   2   4   4   4   IND GO   1   2   4   4   IND GO   1   2   4   4   IND GO   1   IND GO   1   4   IND GO   1   IND	]   ANIO45* S@1 OR INIO22    - 
71 70 71 71 71 72 71 73 71 74 71 75 71 76 71 77 71 78 71 79		SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE SPARE	

TEST CECISION     NO.1 LEVEL		SELF-TEST PROGRAM	REMARKS I
1_0041LILLL_			
71 80	SPARE		
71 81	SPARE		
71 82	SPARE		
71 83	SPARE		
71 84	SPARE		
71 85	SPARE		
71 86	SPARE		
71 87	SPARE		
71 88	SPARE		
71 89	SPARE		
71 90	SPARE		
71 91	SPARE		
71 92	SPARE		
71 93	SPARE		
71 94	SPARE		
71 95	SPARE		
71 96	SPARE		
71 97	SPARE		
71 98	ENABLE VERTICA		
71 99	END OF MAJOR T	EST	

TESTIDECISION   TEST/FAULT     NO.1 LEVEL   NUMBER	SELF-TEST PROGRAM	REMARKS I
72 C0 72 01 72 02 72 03	BRANCH TO MAJOR 72 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TESTIDECISION   TES	ST/FAULT	SELF-TEST PROGRAM	I REMARKS
I_NO.1LEVEL1C	NUEBER L		
73 00	BRANCH TO MA	AJOR 73 MINOR 3	
73 01	STOP TAPE, D	DISPLAY C REGISTER, NO-GO LIGHT ON	
73 02	STOP TAPE, D	DISPLAY C REGISTER, NO-GO LIGHT ON	
73 03	END OF MAJOR	R TEST	

TESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
74 00	BRANCH TO MAJOR 74 MINOR 3	
74 01 2 F330.1	BBC234* Sal STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES   NO GO	
74 02 74 03	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS !
75 00	BRANCH TO MAJOR 75 MINOR 3	
75 01	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
75 02	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
75 03 1 1330	TEST 35B OF MABC BRANCH TO MAJOR 54 MINOR 1	
75 04	END OF MAJOR TEST	

TESTICECISION   TES		SELF-TEST PROGRAM	! REMARKS
NO-1 LEVEL N	UMBERI		
76 00	BRANCH TO M	MAJOR 76 MINOR 3	
76 O1	STOP TAPE,	DISPLAY C REGISTER, NO-GO LIGHT ON	
76 O2	STOP TAPE.	DISPLAY C REGISTER, NO-GO LIGHT ON	
76 03	END OF MAJO	OR TEST	

TESTIDECISION   TEST/FAUL	SELF-TEST PROGRAM	RE MARKS
77 00	BRANCH TO MAJOR 77 MINOR 3	
77 01	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
77 02	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
77 03	END OF MAJOR TEST	

ITESTICECISION   TEST		SELF-TEST PROG	RAM	I REMARKS I
I_NO.ILEYELINUI	1BEBL			1
78 00	BRANCH TO MA	JOR 78 MINOR 3		
78 01	STOP TAPE, D	DISPLAY C REGISTER, NO-GO LIG	HT ON	
78 02	STOP TAPE, C	ISPLAY C REGISTER, NO-GO LIG	HT ON	
78 03	END OF MAJOR	RITEST		
10 03	2.10 0. 1.400			

T/FAULT { UMBER	SELF-TEST PROGRAM	) REMARKS )
BRANCH TO	MAJOR 79 MINOR 3	
STOP TAPE.	DISPLAY C REGISTER, NO-GO LIGHT ON	
END OF MAJ	OR TEST	
	BRANCH TO STOP TAPE,	

	LEXET.	N   TEST/FAULT LNUMBER	SELF-TEST PROGRAM	RE MARK S
80 00	2	F332.2	BBCO32* S@O  I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIES	
			IESI_SEI_FAULI_121QQQQQQQQQ11A1A1A121.231	
			PUNCH TAPE LEAGER 12 INCHES LONG	
			BRANCH TO MAJOR 80 MINOR 3	
80 01			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
80 02			STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
80 03	1	T332	TEST MSB OF MABC	
			PREVIOUS TEST = (54)T331	
			BRANCH TO MAJOR 89 MINOR 2	
80 04			END OF MAJOR TEST	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
81 00	BRANCH TC MAJOR 81 MINOR 3	
81 01	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
81 02	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
81 03	END OF MAJOR TEST	

ITESTICECISION   TE	ST/FAULT	SELF-TEST PR	ROGRAM	REMARKS
I_NO.ILEYELI	NUMBER1			-L
82 00	BRANCH TO M	AJOR 82 MINOR 3		
82 01	STOP TAPE,	DISPLAY C REGISTER, NO-GO L	IGHT ON	
82 02	STOP TAPE.	DISPLAY C REGISTER. NO-GO L	IGHT ON	
82 03	END OF MAJO	R TEST		

TESTICECISION   TEST/FAULT   SELF-TEST PROGRAM	REMARKS	
1_NUA1LEXEL1UUUUEE1		
83 00 BRANCH TO MAJOR 83 MINOR 3		
83 01 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON		
83 02 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON		
83 03 END OF MAJOR TEST		

ITESTIDECISION   TES		SELF-TEST PROGRAM	I RE MARKS
I_NC-ILEYELIN	IUMBERI		
84 00	BRANCH 1	TO MAJOR 84 MINCR 3	
84 01	STOP TAR	PE, DISPLAY C REGISTER, NO-GO LIGHT ON	
84 02	STOP TAI	PE, DISPLAY C REGISTER, NO-GO LIGHT ON	
84 03	END OF I	MAJOR TEST	

ITESTICECISION   TES	T/FAULT	SELF-TEST PROGRAM   REMA	RKS
	WEBEE		
85 00	BRAN	CH TO MAJOR 85 MINOR 3	
85 01	STOP	TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
85 02	STOP	TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
85 03	END	DE MAJOR TEST	

TESTIDECISION   TEST/FAULT   NO.1 LEVEL   NUMBER	SELF-TEST PROGRAM	REMARKS
86 00	ODANGU TO HAJOA OZ NYNOG Z	
86 01	BRANCH TO MAJO® 86 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
86 02	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
86 03	END OF MAJOR TEST	

TESTICECTS	ION   TEST/FAULT EL1NUMBER	SELF-TEST PROGRAM	REMARKS
	*******	***************************************	*******
	*		*
	*	THIS MAJOR NUMBER ALSO USED FOR TEST/FAULT LOC AFTER MAJOR 99	*
	*		*
	*******	**************************************	*****
87 00		BRANCH TO MAJOR 87 MINOR 3	
87 01		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
87 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
87 03		END OF MAJOR TEST	
01 03		END OF WARDE LEST	

TEST  CECISION   TEST/FAULY   NO.1 LEVEL   NUMBER	SELF-TEST PROGRAM	REMARKS
88 00 88 01	BRANCH TO MAJOR 88 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
88 <b>0</b> 2 88 <b>0</b> 3	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TESTIDECISION   TEST/FAULT     NO.1 LEVEL L NUMBER L	SELF-TEST PROGRAM	REMARKS
89 00	BRANCH TO MAJOR 89 MINOR 3	
89 01	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
8 <b>9 02</b>		
89 03	END OF MAJOR TEST	

TESTIDECTSION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
90 00	BRANCH TO MAJOR 90 MINOR 3	
90 01	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
90 02	STOP TAPE, DISPLAY C REGISTER, NO-GQ LIGHT ON	
90 03	END OF MAJOR TEST	

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
91 00 91 01	BRANCH TO MAJOR 91 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
91 02 91 03	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TEST DECISION   TEST/FAULT     NO.1 LEVEL   NUMBER	SELF-TEST PROGRAM	REMARKS
92 00 92 01	BRANCH TO MAJOR 92 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
92 02 92 03	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TEST CECISION   TEST/FAULT     NO.1 LEVEL   NUMBER	SELF-TEST PROGRAM	 REMARKS
93 00 93 01 93 02 93 03	BRANCH TO MAJOR 93 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON FND OF MAJOR TEST	

TEST  DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
94 00 94 01 94 02 94 03	BRANCH TO MAJOR 94 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TEST CECISION   TEST/FA	•	SELF-TEST PROGRAM	I REMARKS
95 00	BRANCH TO MAJOR	95 MINOR 3	
95 01	STOP TAPE, DISP	LAY C REGISTER. NO-GO LIGHT ON	
95 <b>0</b> 2	STOP TAPE, DISP	PLAY C REGISTER, NO-GO LIGHT ON	
95 03	END OF MAJOR TE	ST	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS
96 00 2 F337•1	BBC031* INPUT TO MBC061 Sal	
	INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
96 01	PUNCH TAPE LEADER 12 INCHES LONG BRANCH TO MAJOR 96 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
96 02 96 <b>03</b>	STOP TAPE, DISPLAY C REGISTER, ND-GO LIGHT ON END OF MAJOR TEST	

TEST   DECISIO   NO.   LEVEL	N   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
	*****	·*************************************	*****
	*		**
	攻	THIS MAJOR NUMBER ALSO USED FOR TEST/FAULT LOC AFTER MAJOR 99	*
	*		*
	******	**************************************	********
97 00		RRANCH TO MAJOR 97 MINOR 3	
97 01		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
97 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
97 03		END OF MAJOR TESY	

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
98 00	BRANCH TO MAJOR 98 MINOR 3	
98 01	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
98 02	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
98 03	END OF MAJOR TEST	

TESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
******	**************************************	****
*		*
*	THIS MAJOR NUMBER ALSO USED FOR TEST/FAULT LOC AFTER MAJOR 99	*
*		*
*******	**************************************	*****
9 <b>9</b> 00	BRANCH TO MAJOR 99 MINOR 3	
99 01	STOP TAPE. DISPLAY C REGISTER, NO-GO LIGHT ON	
9 <b>9</b> 02	STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
99 03	END OF MAJOR TEST	

•	ISION   TEST		REMARKS
(_DMay	. b. / <u>C. L </u>	MEDER	
	****	· ************************************	·· <del>·······························</del> ·······
	*		*
	*	MAJOR BRANCH TEST, MSB 8 288 OF MABC - FOLLOW!	ING MAJORS ARE REPEATED: #
	*	17, 57, 87, 97, 99	**
	*	MAJORS HEX C7, C8, C9 WILL BE DISPLAYED IN MAJOR DISPLA	AY AS SMALL U7 U8 U9 RESPECTIVELY *
	* ***	· · · · · · · · · · · · · · · · · · ·	* ************************************
17 00		BRANCH TO MAJOR 17 MINOR 3	
17 01 1	T337	TEST INPUT TO MBCO61 FOR Sal	
		PREVIOUS TEST = THEX C917336	
		BRANCH TO MAJOR 97 MINOR 2	
17 02		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
17 03 1	. ТЗЗ5	TEST MSB & 2SB OF MABC	
11 05 1	. (33.)	PREVIOUS TEST = (80)T332	
		LOAD A REGISTER WITH 002C7	BR ADDR = HEX C7 2
		BRANCH TO ADDRESS LOCATION IN A REGISTER	S. N. N. S. N. L.
17 04		END OF MAJOR TEST	

TEST DECISION   TEST/FAULT   NO.1   LEYEL   NUMBER	SELF-TEST PROGRAM	REMARKS   
47 00 47 01	BRANCH TO MAJOR 3 MINOR OO STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
47 02 2 F335-1	8BC031* S@1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
	I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIESI INO_GOI_BLANKI1A1A1A21I	
47 03	END OF MAJOR TEST	

TESTIONCISION (		SELF-1EST PROGRAM	REMARKS
57 OG	F	BRANCH TO MAJOR 57 MINOR 3	
57 01 2 F		C133* S&1 STOP TAPE, DISPLAY C REGISTER, NO-SO LIGHT ON	
		INDICATORS I DISPLAY I BEPLACE ASSEMBLIES I	
57 02 5 <b>7</b> 03		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	

TEST  DECISION	TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I_NO.1LEVEL_	NUMBER		1
87 00 2	F338 <sub>•</sub> 1	BBC132* INPUT TO MBC061 S@1	
		I_INDICATORS   DISPLAY   REPLACE ASSEMBLIES   ITEST SET FAULY 1210000000011A1A1A22	
		PUNCH TAPE LEADER 12 INCHES LONG BRANCH TO MAJOR 87 MINOR 3	
87 01		STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
87 02 2	F335•2	PRC132* Sal STOP TAPE, DISPLAY C REGISTER, NO-GD LIGHT ON	
		I INDICATORS   DISPLAY   REPLACE ASSEMBLIES	
87 03		END OF MAJOR TEST	

TESTICECTSION	TEST/FAULT   NUMBER	SELF-TEST PROGRAM	REMARKS I
97 00		BRANCH TO MAJOR 97 MINOR 3	
97 01 2	F336-2	BBC032* S@1 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	
		I_INDICATORSI_DISPLAYIREPLACE_ASSEMBLIESI INO_GOIBLANKI1A1A1A(21.23)I	
97 02 1	Т338	TEST INPUT TO MBCO61 FOR S01 PREVIOUS TEST = (2ND 17)T337 LOAD A REGISTER WITH OO1C7 BRANCH TO ADDRESS LOCATION IN A REGISTER	BR ADDR = HEX C7 1
97 03		END OF MAJOR TEST	

STIDECISION (	TEST/FAULT   NUMBERL	SELF-TEST PROGRAM	REMARKS
00			
01			
02			
03			
04			
05 06			
07			
08			
09			
10			
11			
12 13			
14			
15			
16			
17			
18			
19 20			
21			
22			
23		•	
24			
25			
26			
27 28			
29			
30			
31			
32			
33			
34 35			
36			
37			
38			
39			
40			
41 42			
43			
44			
45			
46			
47			
48			
49 50			
51			
52			

```
REMARKS
TEST CECISION | TEST/FAULT
                                                          SELF-TEST PROGRAM
I_NO.1_LEVEL_I_NUMBER_
99 53
99 54
99 55
99 56
99 57
99 58
99 59
99 60
99 (1
99 52
99 63
99 64
99 65
99 66
99 67
99 68
99 69
99 70
99 71
99 72
99 73
99 74
99 75
99 76
99 77
99 78
99 79
99 80
99 81
99 82
99 83
99 84
99 85
99 86
99 87
99 88
99 89
99 90
99 91
99 92
99 93
99 94
99 95
99 96
99 97
99 98
99 99
       1
                T340
                              END OF TAPE TEST, PREVIOUS TEST = (2ND 97)T338
                                END OF TAPE FLAG
```

END OF MAJOR TEST

TESTIDECISION   TEST/F/		SELF-TEST PROGRAM	REMARKS	. 1
		PUNCH TAPE LEAGER 12 INCHES LONG		
99 00		PUNCH TAPE CODES - 07 0C BRANCH TO MAJOR 3 MINOR 00	ADDR = HEX C7	
99 01	;	NOT A TEST LOC - BRANCH TO END OF TAPE TEST T340 BRANCH TO MAJOR 99 MINOR OO	BR TO SECOND MAJOR 99	
99 02 99 03		END OF MAJOR TEST		

[TEST CECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS I
	PUNCH TAPE LEADER 12 INCHES LONG	
99 00 99 01 99 02 99 03	PUNCH TAPE CODES - 08 0C BRANCH TO MAJOR 99 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON END OF MAJOR TEST	ADDR = HEX C8

	ON   TEST/FAULT 1NUMBER	SELF-TEST PROGRAM	REMARKS
		PUNCH TAPE LEADER 12 INCHES LONG	
9 00 9 01 9 02		PUNCH TAPE CODES ~ @9 @C BRANCH TO MAJOR 99 MINOR 3 STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON STOP TAPE, DISPLAY C REGISTER, NO-GO LIGHT ON	ADDR = HEX C9
9 03 1	T336	TEST MSB & 2SB OF MABC PREVIOUS TEST = (2ND 17)T335 BRANCH TO MAJOR 17 MINOR 1	
		PUNCH TAPE LEADER 12 INCHES LONG	
		**************************************	
	*	MATON ANDR - MEN SE -> MATON DOOL - DIANK	*
	-	MAJUR AUUR - NEX FF => MAJUR DSPL = BLANK	*
	* THERE ARE	MAJOR ADDR = HEX FF => MAJOR DSPL = BLANK 1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	
	*		IN MAJOR BRANCH TESTS *
	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS *
	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
01 9 02	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
01 0 02 0 03	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
0 01 9 02 9 03 9 04 9 05	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
0 01 0 02 0 03 0 04 0 05 0 06	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
9 01 9 02 9 03 9 04 9 05 9 06 9 07	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
0 01 0 02 0 03 0 04 0 05 0 06 0 07 0 08	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
0 01 0 02 0 03 0 04 0 05 0 06 0 07 0 08 0 09 0 10	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
9 01 9 02 9 03 9 04 9 05 9 07 9 08 9 09 9 10 9 10 9 11	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
9 01 9 02 9 03 9 04 9 05 9 07 9 08 9 09 9 10 9 11	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
0 01 0 02 0 03 0 04 0 05 0 06 0 07 0 09 0 10 0 11 0 12 0 13 0 14 0 15	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
9 01 9 02 9 03 9 04 9 05 9 07 9 08 9 09 9 10 9 11 9 12 9 13 9 14 9 15	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
9 01 9 02 9 03 9 04 9 05 9 06 9 07 9 08 9 09 9 10 9 11 9 12 9 13 9 14 9 15 9 17	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
0 01 9 02 9 03 9 04 9 05 9 07 9 08 9 09 9 10 9 11 9 12 9 13 9 15 9 16 9 17 9 18 9 19	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
9 00 9 01 9 02 9 03 9 04 9 05 9 06 9 07 9 08 9 10 9 11 9 12 9 13 9 14 9 15 9 17 9 18 9 17	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
9 01 9 02 9 03 9 04 9 05 9 06 9 07 9 08 9 10 9 11 9 12 9 13 9 14 9 15 9 17 9 18 9 17	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************
9 01 9 02 9 03 9 04 9 05 9 06 9 07 9 08 9 09 9 10 9 11 9 12 9 13 9 14 9 15 9 16 9 17 9 18 9 17	*	1023 NOOPS IN THIS MAJOR TO CAUSE PROCEED ERROR IF CONTROL IS LOST !	IN MAJOR BRANCH TESTS * * ****************

TEST DECISION   TEST/FAULT	SELF-YEST PROGRAM	REMARKS
I NU.1 LEYEL 1 NUMBER 1		
99 26		
99 27		
99 28		
99 29		
99 30 99 31		
99 32		
99 33		
99 34		
99 35		
99 36		
99 37		
99 38		
99 39		
99 40 99 41		
99 42		
99 43		
99 44		
99 45		
99 46		
99 47		
99 48		
99 49 99 50		
99 51		
99 52		
99 53		
99 54		
99 55		
99 56		
99 57		
99 58 99 5 <b>9</b>		
99 60		
99 61		
99 62		
99 63		
99 64		
99 65		
99 66		
99 67 99 68		
99 69		
99 70		
99 71		
99 72		
99 73		
99 74		
99 75		
99 76. 99 77		
99 78		
99 79		

TEST  CECISION   TEST/FAC		REMARKS
TESTICECISION   TEST/FAX   NO.1		REMARKS
	GENERATE NO OPERATION CODE OCTAL 016	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
NC.1 LEVEL 1 NUMBER		
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO GPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I NO-L LEVEL L NUMBER		
		vanue anno per vanue anno
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
·	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCYAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	

TESTIDECISION   TEST/FAULT     NO.1   LEVEL   NUMBER	SELF-TEST PROGRAM	REMARKS
The state of the state and the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the	GENERALE NO OPERATION CODE SCHAL 016	
	SEMERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERALE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO GPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERALE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL DIG	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	

TESTICECISION   TESTIFAULT	SELF-TEST PROGRAM	1 REMARKS	1
NO.1 LEVEL 1 NUMBER 1		<u> </u>	

TEST DECISION   TEST/FAULT   NO.1 LEVEL   NUMBER	SELF-TEST PROGRAM	REMARKS
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCYAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 046	
	GENERATE NO OPERATION CODE OCTAL 016	
	SENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL Q16	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OFERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OFERATION CODE BUTAL DIO	

ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	! REMARKS !
1_NC_1LEYELLNUMBER	<u> </u>	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	

TESTICECISION   TEST/FAULT		
(_NO_1LEVEL1NUMBER1	TOO TOO THOUSAND	REMARKS
	## T\$	

GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESATION CODE OTAL 016 GENERATE NO DESA	ITESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	! REMARKS !
GEMERATE NO OPERATION CODE OCTAL 016 GENERATE NO	_NO_1LEXEL1NUMBER1		
GEMERATE NO OPERATION CODE OCTAL 016 GENERATE NO			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO			
GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO			
GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO DEPRATION CODE COTAL 016 GENERATE NO			
GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO			
GENERATE NO DERATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO			
GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO OPERATION CODE OCTAL 016 GEMERATE NO			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO		GENERATE NO OPERATION CODE OCTAL 016	
GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO		GENERATE NO OPERATION CODE OCTAL 016	
GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO		GENERATE NO OPERATION CODE OCTAL 016	
GENERATE NO DERATION CODE OCTAL GENERATE NO DOFERATION CODE OCTAL GENERATE			
GENERATE NO DERATION CODE OCTAL 016 GENERATE NO DOFASTION CODE OCTAL 016 GENERATE NO			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016			
GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016 GENERATE NO DEPRATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO DERATION CODE OCTAL 016 GENERATE NO DEPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016		GENERATE NO OPERATION CODE OCTAL 016	
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016		GENERATE NO OPERATION CODE OCTAL 016	
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPFRATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO CPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016		GENERATE NO OPERATION CODE OCTAL 016	
GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016			
GENERATE NO OPERATION CODE OCTAL 016			
		GENERATE NO OPERATION CODE OCTAL 016	

GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016 ITECTI OCCICION | TOCT/CAMET

TIESTILECISION TESTANDET	SELF-TEST PRUGRAM	I REMARKS	
I_NC_L LEVEL L NUMBER L		1 1	

TEST CECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
NO.1 LEVEL I NUMBER 1		1

TESTIDECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS	1
I_NO_L_LEVEL   NUMBERI			1

TEST CECISION   TEST/FAULT	SELF-TEST PROGRAM	1 REMARKS I
I_NO_I_LEVEL_I_NUMBERI		1

ITESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS	ı
I_NO.1 LEVEL 1 NUMBER 1		1	1

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I_NO_I_LEVEL_I_NUMBERI_		

TEST CECISION   TEST/FAULT	SELF-TEST PROGRAM	1 REMARKS 1
I_NO_I_LEYEL_I_NUMBERI		1

TESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
1 NO.1 LEYEL 1 NUMBER 1		L
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	PENEDATE NO ODEDATION CODE OCTAL OLA	

GENERATE NO OPERATION CODE OCTAL 016 GENERATE NO OPERATION CODE OCTAL 016

	SELF-TEST PROGRAM	REMARKS !
TESTIDECISION   TEST/FAULT	<b>V22</b>	
I NO.1 LEVEL 1 NUMBER1		

20112

TEST CECTSION   TEST/FAULT	SELF-TEST PROGRAM	REMARKS
I_NO.1_LEVEL_1_NUMBER1_	77 AN 48 C T T T T T T T T T T T T T T T T T T	1

ITESTICECISION   TEST/FAULT	SELF-TEST PROGRAM	R EMARKS
I_NO_I_LEVEL_I_NUMBERI		
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	GENERATE NO OPERATION CODE OCTAL 016	
	PUNCH TAPE CODES - 20 70 F8 20 20 20 20 20 70 88 F8 00 F8 40 20	
	10 F8 00 88 A8 F8 00	TRAILER
	PUNCH TAPE LEADER 12 INCHES LONG	

TEST DECISION   TEST/FAULT	SELF-TEST PROGRAM	I REMARKS I
1_NO_1_LEVEL_1_NUMBER1		

JOB RUN ON NCCITS FAULT ISOLATION COMPILER - E JOB DATE: 02/18/71

By Order of the Secretary of the Army:

W. C. WESTMORELAND, General, United States Army, Chief of Staff.

Official:

VERNE L. BOWERS, Major General, United States Army, The Adjutant General.

## Distribution:

To be distributed in accordance with DA Form 12-31, Direct and General Support maintenance requirements for OV-1D and U-21 aircrafts.

## **CHAPTER 5**

## **FINAL ILLUSTRATIONS**

This chapter contains the color code diagram for MIL-STD resistors and capacitors and all foldout illustrations referenced in previous chapters.

U.S GOVERNMENT PRINTING OFFICE 1973 520-022/721 1-3

Figure 5-2 NOT USED

	RECOMMENDED CHANGES TO	EQUIPMENT TECHNICAL PUBLICATIONS
752	Something	WRONG WITH THIS PUBLICATION?
DOPE ALL FORM, C	JOT DOWN THE BOUT IT ON THIS AREFULLY TEAR IT LD IT AND DROP IT	(PRINT YOUR UNIT'S COMPLETE ADDRESS)
The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s		
PUBLICATION NUMBER	PUBLICATION DATE	Publication title
BE EXACTPIN-POINT WHERE IT IS	IN THIS SPACE TELL WHAT IS	WRONG
PAGE GRAPH FIGURE NO.	AND WHAT SHOULD BE DON!	
PRINTED NAME, GRADE OR TITLE, AND TELEP	HONE NUMBER . SIGN HE	FRE:


DA 15017 2028-2

PREVIOUS EDITIONS
• ARE OBSOLETE.


P.S.—IF YOUR OUTFIT WANTS TO KNOW ABOUT YOUR RECOMMENDATION MAKE A CARBON COPY OF THIS AND GIVE IT TO YOUR HEADQUARTERS.

PIN: 016363-000

#### COLOR CODE MARKING FOR MILITARY STANDARD RESISTORS



#### COLOR CODE TABLE BAND A BAND B BAND C BAND D\* SECOND SIGNIFICANT PERISTANCE SIGNIFICANT COLOR COLOR COLOR TOLERANCE FIGURE FIGURE CK 0 BLACK 0 BLACK 1 BROWN 1 BROWN 10 2 RED 2 RED 100 NGE 3 ORANGE 3 ORANGE 1,000 OW YELLOW 4 YELLOW 10,000 SILVER ± 10 EN 5 GREEN 5 GREEN 100,000 GOLD ± 5 JE 6 BLUE 6 BLUE 1,000,000 PLE PURPLE 7 LET) (VIOLET) GRAY . SILVER 0 01




GOLD

01


WHITE

#### COLOR CODE TABLES

TABLE I - For use with Group I, Styles, CM, CN, CY and CB



GROUP III Capacitors, Fixed, Ceramic-Dieletric (Temperature Compensating) Style CC



#### COLOR CODE TABLES

TABLE I - For use with Group I, Styles CM, CN, CY and CB

COLOR	AJL ID	1st SIG FIG	2nd SIG FIG	MULTIPLIER <sup>1</sup>	CAPACITANCE TOLERANCE CHARACTERISTIC <sup>2</sup>							DC WORKING VOLTAGE	OPERATING TEMP RANGE	VIBRATION GRADE	
		110	rio		CM	CN	CY	CB	CM	CN	CY	CB	CM	CM	CM
KACK	CH, CY CB	0	0	1			± 10 %	± 10%		٨		Г		-55" to +70°C	10-55 cps
BROWN		1	1	10					1	ŧ	_	1	_		
EED		1	2	100	± 2%		± 1%	± 2%	(		c	Ė	++	-55" to +85"C	
ORANGE		3	1	1,000		± 30%			0 0		300				
YELLOW		4	1	10,000					1		+	-55" to +125"C	10-2,000 cps		
GREEN		5	5		± 5%		_	-	<del>-                                     </del>		500	20 10 112 (	10-2,000 dps		
BLUE		6	6						_	_		-	+	-55° to +150°C	
PURPLE (VIOLET)		,	,							_	-		+	33 10 1 13U C	
GREY		T	1			_	_		-	-		-	+		
WHITE		9	9		_			_	$\vdash$	_	-	+	+		
GOLD				01		_	± 5%	± 5%			-	-			
SILVER	CN				± 10%	± 10%	± 10%	± 10%	-	-	-	-			

TABLE II For use with Group II, General Purpose, Style CK

TABLE III - For use with Group III,

COLOR   VOLTAGE - THE   SIG   SIG   MULTIPLE   CAPACITANCE   MIN   TOLERANCE   MIN   ,	TEUR BANCE AND						, i empei	rature C	om	pe	nsatino	1. Style	CC		
MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARCE   MARC	COLOR	VOLTAGE - TEMP	P SIG SIG MULTIPLIER! CAPACITANCE MIL   COLOR TEMPERATURE					CAPACITANO	E TOLERANCE	MII					
MACK		LIMITS <sup>3</sup>	FIG	FIG		TOLERANCE	10	COLOX	COEFFICIENT			MULTIPLIER			
100km   Mark   1	NACK		0	0	- 1	± 10%		NACE		0	0				
BO	BROWN	AW	1	1	10	± 10%	$\vdash$	l —		-	-			I 2 Good	cc
DMMCR	BEA	.,		-			-	BRUWN	-10	Ľ	Ľ	10	± 1%		
Obert   14   3   3   1,900	-		i .	ı	100			IED	~10	1	1	100	± 2%	± 0.25md	$\neg$
YELOW         AV         4.         4.         10,000         CC         TELOW         -720         4.         4.         -1.5%         ELSAW           GREN         C.C.         S         5.         5.         C.C.         CREW         -730         5.         5.         C.S.         2.5%         ELSAW           NUC         NY         -700         7.         7.         7.         -700         7.         7.         1.         C.S.         C.S.         1.         C.S.         1.         C.S.         C.S.         1.         C.S.	ORANGE	SI SI	3	3	1,000			OTANGE	-150	٠,	٠,	1.000			
CREM	YELLOW	AY	4	4	10,000		СК	H		-	÷	1,000			
NUE NV 6 6 6 1 100 100 100 100 100 100 100 100	GREEN		,	7				TELLOW	~ 120	•	٠.				
NR	-			<u>ښ</u>				GREEN	-330	5	5		± 5%	± 0.5eef	
MANE   7 7	HUE	ĮV	6	6				NUF	~470	-	,				
(VOLE) -750 7 7			7	,			_		170	_	•				
GREY 8 8 001	(VIOLET)		Ů.	Ľ					-750	,	7				
	GREY		1	1				GREY		1		0.01			-
WHITE 9 9 01 ±10%	WHITE		,	9			_	WHOTE		,	,	0.1	+ 10V		-
GOLD	GOLD			_		_	-	con	4144	Ė	<del>Ľ</del>		- 10%		
			-		- 1			9010	100					2 1 Over	. 1
SILVEE SILVEE	SILVER							SILVER							$\neg$

- 1. The multiplier is the number by which the two/significant (SIG) figures are multiplied to obtain the capacitance in uuf.
- 2 Letters inducate the Characteristics designated in applicable specifications MIL-C-5, MIL-C-91, MIL-C-11272, and MIL-C-10950 respectively
- 3 Letters indicate the temperature range and voltage-temperature limits designated in MIL-C-11015
- 4 Temperature coefficient in parts per million per degree centigrade

Figure 5-1. MIL STD resistor and capacitor color code markings.




Figure 5-3. Memory fill and verify, block diagram.




Figure 5-4. Load and read-compare, functional block diagram.




Figure 5-5. Power supply 2A1PS1, functional schematic diagram




Figure 5-6 @. Power control and distribution, functional schematic diagram (part 1 of 2)




Figure 5-6 @. Power control and distribution, functional schematic diagram (part 2 of 2).




Figure 5-7. Tape control and processing, functional block diagram.




Figure 5-8. Adapter, Self Test MX-386 schematic diagram.




Figure 5-9 ①. Special purpose electrical cable assembly schematic diagram (part 1 of 3).




Figure 5-9 ①. Special purpose electrical cable assembly, schematic diagram (part 2 of 3).




Figure 5-9 3. Special purpose electrical cable assembly, schematic diagram (part 3 of 3).




Figure 5-10. Power supply 2A1PS1, parts location diagram.